<GitHub-m-labs>
[artiq] whitequark commented on issue #986: > Experiments submitted through artiq_master and artiq_run are also different. On artiq_master the RPCs take ~5ms while on artiq_run they are around 2.5ms... https://github.com/m-labs/artiq/issues/986#issuecomment-383571301
<GitHub-m-labs>
[artiq] whitequark commented on issue #987: Well, the actual problem here is that your type annotation is nonsensical. ARTIQ Python only accepts type annotations from `artiq.compiler.types`. https://github.com/m-labs/artiq/issues/987#issuecomment-383600485
<GitHub-m-labs>
artiq/master f74998a Robert Jordens: suservo: move arch logic to top, fix tests
<GitHub-m-labs>
[artiq] gkasprow commented on issue #854: I prepared simple design that simply forwards RGMII data to the IO header. It is really strange why I see really nice RGMII signals on FPGA vias but the Microscope tool does not detect any traffic.... https://github.com/m-labs/artiq/issues/854#issuecomment-383732738
<GitHub154>
[smoltcp] barskern commented on issue #104: I would like to take a stab at implementing this feature. I have been programming in Rust for some months now, and I've taken a subject in University about networks and protocols. I've started to read through the code, but I was wondering if I could get a helping indication on where to start. https://github.com/m-labs/smoltcp/issues/104#issuecomment-383748658
<GitHub121>
[smoltcp] astro commented on pull request #187 8c4e2ec: Why touch the internal `tx_buffer` you ask? The `read_at` pointer must be initialized so that the check still makes sense when the optimization is merged. https://github.com/m-labs/smoltcp/pull/187#discussion_r183569336