roh has quit [Ping timeout: 255 seconds]
seldridge has quit [Ping timeout: 256 seconds]
roh has joined #yosys
digshadow has joined #yosys
emeb has quit [Quit: Leaving.]
emeb_mac has joined #yosys
proteusguy has quit [Ping timeout: 260 seconds]
xrexeon_ has quit [Quit: leaving]
AlexDaniel has quit [Ping timeout: 276 seconds]
proteusguy has joined #yosys
digshadow has quit [Ping timeout: 245 seconds]
seldridge has joined #yosys
proteusguy has quit [Ping timeout: 265 seconds]
dys has quit [Ping timeout: 276 seconds]
proteusguy has joined #yosys
sklv has quit [Remote host closed the connection]
sklv has joined #yosys
AlexDaniel has joined #yosys
proteusguy has quit [Ping timeout: 276 seconds]
shivam has joined #yosys
shivam has quit [Ping timeout: 260 seconds]
emeb_mac has quit [Quit: Leaving.]
seldridge has quit [Ping timeout: 240 seconds]
GuzTech has joined #yosys
xerpi has joined #yosys
digshadow has joined #yosys
leviathan has joined #yosys
leviathan has joined #yosys
<
mattvenn>
In my efforts to make a sliding DFT in Verilog
<
tpb>
Title: GitHub - mattvenn/fpga-fft: sliding DFT for FPGA, targetting Lattice ICE40 1k (at github.com)
<
mattvenn>
I'm a bit stuck on how to handle the integer maths
<
mattvenn>
the 'twiddle factors' are scaled to make the most use of the precision available
<
mattvenn>
but then when I'm doing the multiplication, things quickly overflow
<
mattvenn>
in my python implementation, the frequency bins stay low, because all the twiddle factors are <= 1
<
mattvenn>
how do I handle keeping repeated multiplications within the bounds of my registers?
<
sorear>
your repo is misnamed, that is not a fft
<
mattvenn>
I started off doing an FFT and then changed to SDFT
<
mattvenn>
but what is the difference?
<
sorear>
do a bit shift? (x * 85) >> 8 ~= x * (1/3)
<
sorear>
hmm, finite precision is a problem, disappointed that the paper doesn't cover numerical stability at all
<
mattvenn>
but just mentions that you can tweak the coefficients down a little if it overflows
<
mattvenn>
however, I definitely some scaling happening somewhere before I consider that
AlexDaniel has quit [Ping timeout: 245 seconds]
digshadow has quit [Ping timeout: 260 seconds]
proteusguy has joined #yosys
zkrx has quit [Ping timeout: 268 seconds]
proteus-guy has quit [Ping timeout: 240 seconds]
zkrx has joined #yosys
AlexDaniel has joined #yosys
xerpi has quit [Quit: Leaving]
develonepi3 has joined #yosys
sklv has quit [Remote host closed the connection]
sklv has joined #yosys
AlexDaniel has quit [Ping timeout: 265 seconds]
AlexDaniel has joined #yosys
massi has quit [Ping timeout: 256 seconds]
jwhitmore has joined #yosys
<
keesj>
there was an other amp hour interview that was ICE/FPGA related
massi has joined #yosys
<
keesj>
I wonder how stable the tinyFPGA clock is and how the bootloader performs.
<
keesj>
it was not 100% clear to me what functionality is present when using Yosys
jwhitmore has quit [Remote host closed the connection]
AlexDani` has joined #yosys
AlexDaniel has quit [Ping timeout: 245 seconds]
ccole has quit [Quit: leaving]
<
mattvenn>
it all works with icestudio, which depends on apio, which depends on icestorm/yosys
xerpi has joined #yosys
captain_morgan has quit [Remote host closed the connection]
captain_morgan has joined #yosys
promach_ has joined #yosys
emeb has joined #yosys
roh has quit [Ping timeout: 260 seconds]
digshadow has joined #yosys
roh has joined #yosys
<
tinyfpga>
keesj: the TinyFPGA BX uses a MEMS oscillator from Microchip
<
tinyfpga>
keesj: its accurate within 25ppm and has a jitter on the order of 10s of ps
<
tinyfpga>
keesj: like mattvenn mentioned, it’s 100% compatible with icestorm/yosys.
<
mattvenn>
hey tinyfpga !
<
tinyfpga>
hey mattvenn :)
<
tinyfpga>
I lurk around here once and a while...get push notifications to my phone when my handle is mentioned
digshadow has quit [Ping timeout: 268 seconds]
digshadow has joined #yosys
<
mattvenn>
good to see your recent boards worked out well
dys has joined #yosys
seldridge has joined #yosys
digshadow has quit [Ping timeout: 264 seconds]
promach_ has quit [Quit: WeeChat 2.1]
dys has quit [Ping timeout: 245 seconds]
dys has joined #yosys
digshadow has joined #yosys
xerpi has quit [Quit: Leaving]
GuzTech has quit [Quit: Leaving]
<
mithro>
tinyfpga: Hey!
<
tinyfpga>
mithro: hey, what’s up?
<
mithro>
tinyfpga: How goes things?
<
tinyfpga>
mithro: very busy...was lucky to have time to assemble the samples last night
<
tinyfpga>
mithro: need to update the website now for the BX so the reviewers have instructions to use Atom IDE with APIO/icestorm
<
tinyfpga>
mithro: and fill out some paper work for arrow to start an order of FPGAs for the next TinyFPGA BX production run
<
mithro>
tinyfpga: That would be awesome - interested to see how atom + apio work
m_t has joined #yosys
digshadow has quit [Ping timeout: 256 seconds]
jwhitmore has joined #yosys
AlexDani` is now known as AlexDaniel
xerpi has joined #yosys
pie_ has quit [Ping timeout: 264 seconds]
jwhitmore has quit [Remote host closed the connection]
AlexDaniel has quit [Read error: Connection reset by peer]
AlexDaniel has joined #yosys
jwhitmore has joined #yosys
pie_ has joined #yosys
jwhitmore has quit [Remote host closed the connection]
develonepi3 has quit [Remote host closed the connection]
seldridge has quit [Ping timeout: 260 seconds]
jwhitmore has joined #yosys
develonepi3 has joined #yosys
<
develonepi3>
Are most on this irc using RaspBian to work with IcoBoard?
<
mithro>
daveshah: Do you know if with the ".param LUT_INIT 0110" can I just pad it with zeros to get the 16b version?
jwhitmore has quit [Remote host closed the connection]
xerpi has quit [Remote host closed the connection]
m_t has quit [Quit: Leaving]
pie_ has quit [Ping timeout: 256 seconds]
AlexDaniel has quit [Read error: Connection reset by peer]
AlexDaniel has joined #yosys
dxld has quit [Quit: Bye]
dxld has joined #yosys
tpb has quit [Remote host closed the connection]
tpb has joined #yosys