clifford changed the topic of #yosys to: Yosys Open SYnthesis Suite: http://www.clifford.at/yosys/ -- Channel Logs: https://irclog.whitequark.org/yosys
promach_ has joined #yosys
seldridge has quit [Ping timeout: 240 seconds]
pie_ has quit [Ping timeout: 240 seconds]
seldridge has joined #yosys
ZipCPU has joined #yosys
* ZipCPU just built a JSON parser for Yosys outputs .... it wasn't all that hard to do
<sorear> after the first half of that i was expecting a json parser in verilog
<ZipCPU> Lol! Thank you sorear, that brought a smile to my face.
<sorear> (you are aware of azonenberg's verilog protobuf parser?)
<ZipCPU> Not at all. Care to share?
<ZipCPU> I was more commenting for azzizi's sake. Indeed, the JSON format was so easy to parse, I'm tempted to build a BLIF parser next. Shouldn't be too hard.
<sorear> i just know it exists ( https://github.com/azonenberg/protohdl ) and have heard some discussion about it, i don't think i could explain it in detail
<tpb> Title: GitHub - azonenberg/protohdl: Streaming FPGA/ASIC code generator for Google Protocol Buffers. (at github.com)
<ZipCPU> Sadly, the readme doesn't tell me much.
<sorear> yeah, I noticed
seldridge has quit [Ping timeout: 240 seconds]
AlexDaniel has quit [Ping timeout: 268 seconds]
promach_ has quit [Quit: WeeChat 2.1]
dys has joined #yosys
ZipCPU has quit [Ping timeout: 240 seconds]
AlexDaniel has joined #yosys
lutsabound has joined #yosys
dys has quit [Ping timeout: 260 seconds]
ZipCPU has joined #yosys
sklv1 has quit [Read error: Connection reset by peer]
sklv1 has joined #yosys
emeb_mac has quit [Quit: Leaving.]
<daveshah> sorear: I think a JSON parser in Verilog would be easier than the MATLAB one azzizi is suggesting
GuzTech has joined #yosys
proteus-guy has quit [Remote host closed the connection]
proteusguy has quit [Ping timeout: 260 seconds]
proteusguy has joined #yosys
AlexDaniel has quit [Ping timeout: 256 seconds]
AlexDaniel has joined #yosys
pie_ has joined #yosys
develonepi3 has joined #yosys
ZipCPU_ has quit [Ping timeout: 264 seconds]
AlexDaniel has quit [Ping timeout: 260 seconds]
AlexDaniel has joined #yosys
<qu1j0t3> haha
AlexDaniel has quit [Ping timeout: 256 seconds]
ZipCPU_ has joined #yosys
AlexDaniel has joined #yosys
AlexDaniel has quit [Ping timeout: 256 seconds]
AlexDaniel has joined #yosys
AlexDaniel has quit [Ping timeout: 248 seconds]
ZipCPU has quit [Ping timeout: 255 seconds]
seldridge has joined #yosys
ZipCPU has joined #yosys
seldridge has quit [Ping timeout: 264 seconds]
seldridge has joined #yosys
GuzTech has quit [Quit: Leaving]
ZipCPU has quit [Ping timeout: 264 seconds]
promach_ has joined #yosys
promach has quit [Ping timeout: 248 seconds]
promach has joined #yosys
xerpi has joined #yosys
xerpi has quit [Remote host closed the connection]
xerpi has joined #yosys
AlexDaniel has joined #yosys
brandonz has quit [Quit: WeeChat 2.0.1]
aiju has joined #yosys
<aiju> is there no mailing list?
<awygle> i don't believe there is a yosys mailing list
<awygle> would you prefer that over IRC or reddit?
<daveshah> there's also stackoverflow
<daveshah> but no mailing list. github issues and pull requests are used for that sort of stuff.
<aiju> yeah i guess i'll make an issue on github
<daveshah> aiju: what is your problem?
<aiju> it's a bug in the liberty parser
<tpb> Title: Liberty parser fails to parse expressions like !A !B · Issue #569 · YosysHQ/yosys · GitHub (at github.com)
<daveshah> aiju: don't know anything about the liberty parser, but thanks for submitting the issue
<daveshah> clifford will look at it
<aiju> it also barfs on some flipflop because it gets confused by IQ but i don't know enogh about the liberty format to tell what's going on
AlexDani` has joined #yosys
AlexDaniel has quit [Ping timeout: 240 seconds]
sklv1 has quit [Remote host closed the connection]
dys has joined #yosys
sklv has joined #yosys
digshadow has joined #yosys
promach_ has quit [Ping timeout: 240 seconds]
dxld has quit [Quit: Bye]
dxld has joined #yosys
ZipCPU has joined #yosys
<cr1901_modern> >(2:59:48 AM) daveshah: sorear: I think a JSON parser in Verilog would be easier than the MATLAB one azzizi is suggesting
<cr1901_modern> Not done/committed yet, but libhammer will eventually have a parser backend for FPGAs
<daveshah> oh that's awesome
xerpi has quit [Remote host closed the connection]
develonepi3 has quit [Remote host closed the connection]
develonepi3 has joined #yosys
pie_ has quit [Ping timeout: 260 seconds]
pie_ has joined #yosys
pie__ has joined #yosys
pie_ has quit [Read error: Connection reset by peer]
xerpi has joined #yosys
ZipCPU has quit [Ping timeout: 260 seconds]
digshadow has quit [Ping timeout: 264 seconds]
pie_ has joined #yosys
pie__ has quit [Ping timeout: 240 seconds]
digshadow has joined #yosys
xerpi has quit [Remote host closed the connection]
seldridge has quit [Ping timeout: 240 seconds]
sklv has quit [Remote host closed the connection]
sklv has joined #yosys
dys has quit [Ping timeout: 240 seconds]
pie__ has joined #yosys
pie_ has quit [Read error: Connection reset by peer]
tpb has quit [Remote host closed the connection]
tpb has joined #yosys