<ZipCPU>
So ... does the SAT induction solver work from the (potential) assertion error timestep backwards, or from a generic timestep forwards?
promach has joined #yosys
dxld has quit [Quit: Bye]
dxld has joined #yosys
leviathan has joined #yosys
Guest82714 is now known as jayaura
pie__ has quit [Remote host closed the connection]
pie_ has joined #yosys
leviathan has quit [Read error: Connection reset by peer]
leviathan has joined #yosys
leviathan has quit [Remote host closed the connection]
leviathan has joined #yosys
promach has quit [Ping timeout: 260 seconds]
emeb_mac has quit [Ping timeout: 260 seconds]
dys has quit [Ping timeout: 248 seconds]
dys has joined #yosys
dys has quit [Ping timeout: 245 seconds]
AlexDani` has joined #yosys
proteus-guy has quit [Remote host closed the connection]
AlexDaniel has quit [Ping timeout: 240 seconds]
proteus-guy has joined #yosys
promach has joined #yosys
dmin7 has joined #yosys
Kooda has quit [Remote host closed the connection]
Kooda has joined #yosys
quigonjinn has joined #yosys
proteus-guy has quit [Remote host closed the connection]
promach has quit [Ping timeout: 256 seconds]
ovf has quit [Disconnected by services]
ovf_ has joined #yosys
marbler has quit [*.net *.split]
andi- has quit [*.net *.split]
maartenBE has quit [Ping timeout: 260 seconds]
maartenBE has joined #yosys
andi- has joined #yosys
marbler has joined #yosys
X-Scale has quit [Quit: HydraIRC -> http://www.hydrairc.com <- Would you like to know more?]
X-Scale has joined #yosys
proteus-guy has joined #yosys
<dmin7>
ZipCPU: i tried to simplify the read and write to the 2d array (triggers) .. in the simulation it runs fine, but it still gets synthesized as FFs and not BRAM .. any idea?