<kc8apf>
I've reached the point in writing docs where I need register descriptions. Are there any neat tools for generating these from a markup language? A tool that will generate an SVG would be helpful.
<cr1901_modern>
Yes, there are tools. Regrettably I don't remember them. I think the wavedrom dev did one of those "register generators" though
pie_ has joined ##openfpga
sielicki has joined ##openfpga
pointfree1 has joined ##openfpga
AlexDaniel` has joined ##openfpga
anuejn has joined ##openfpga
GenTooMan has joined ##openfpga
Dolu has quit [Ping timeout: 240 seconds]
nrossi has joined ##openfpga
Wallbraker has quit [Ping timeout: 248 seconds]
anuejn has quit [Ping timeout: 252 seconds]
pointfree1 has quit [Ping timeout: 256 seconds]
sielicki has quit [Ping timeout: 255 seconds]
AlexDaniel` has quit [Ping timeout: 255 seconds]
m_w_ has joined ##openfpga
m_w_ has quit [Client Quit]
m_w has quit [Quit: Leaving]
GenTooMan has quit [Quit: Leaving]
<rqou>
f*cking sign errors when trying to math
rohitksingh_work has joined ##openfpga
digshadow has quit [Ping timeout: 265 seconds]
sgstair has quit [Ping timeout: 240 seconds]
digshadow has joined ##openfpga
Bike has quit [Quit: Lost terminal]
sgstair has joined ##openfpga
m_w has joined ##openfpga
AlexDaniel` has joined ##openfpga
DocScrutinizer05 has joined ##openfpga
DocScrutinizer05 has quit [Disconnected by services]
nrossi has quit [Quit: Connection closed for inactivity]
Wallbraker has joined ##openfpga
sielicki has joined ##openfpga
anuejn has joined ##openfpga
pointfree1 has joined ##openfpga
sunxi_fan1 has quit [Quit: Leaving.]
sgstair has quit [Ping timeout: 260 seconds]
sgstair has joined ##openfpga
sgstair has quit [Read error: Connection reset by peer]
sgstair has joined ##openfpga
m_w has quit [Ping timeout: 255 seconds]
<rqou>
wow LaTeX is f*cking useless
<rqou>
i can print preview from jupyter and everything works
<rqou>
use latex to export and it doesn't line wrap
nrossi has joined ##openfpga
Dolu has joined ##openfpga
eduardo__ has joined ##openfpga
eduardo_ has quit [Ping timeout: 260 seconds]
massi has joined ##openfpga
sunxi_fan1 has joined ##openfpga
Dolu has quit [Ping timeout: 240 seconds]
Dolu has joined ##openfpga
futarisIRCcloud has quit [Quit: Connection closed for inactivity]
m_t has joined ##openfpga
cr1901_modern has quit [Read error: Connection reset by peer]
cr1901_modern has joined ##openfpga
rohitksingh_work has quit [Read error: Connection reset by peer]
kuldeep_ is now known as kuldeep
cr1901_modern1 has joined ##openfpga
cr1901_modern has quit [Ping timeout: 248 seconds]
Dolu has quit [Ping timeout: 256 seconds]
cr1901_modern1 has quit [Read error: Connection reset by peer]
Dolu has joined ##openfpga
cr1901_modern has joined ##openfpga
cr1901_modern1 has joined ##openfpga
cr1901_modern has quit [Ping timeout: 276 seconds]
sunxi_fan1 has quit [Quit: Leaving.]
sunxi_fan1 has joined ##openfpga
dingbat has quit [Quit: Connection closed for inactivity]
dfgg has quit [Ping timeout: 248 seconds]
RaivisR has joined ##openfpga
RaivisR_ has quit [Read error: Connection reset by peer]
Dolu has quit [Ping timeout: 248 seconds]
cr1901_modern has joined ##openfpga
cr1901_modern1 has quit [Ping timeout: 260 seconds]
RaivisR has quit [Read error: Connection reset by peer]
RaivisR has joined ##openfpga
<pie_>
i hope there will be footage of the core splashdown/crash of the falcon heavy core
<jn>
footage of the ...
<jn>
...
<jn>
... core dump :P
Dolu has joined ##openfpga
sunxi_fan1 has quit [Quit: Leaving.]
<pie_>
:P
massi has quit [Remote host closed the connection]
m_w has joined ##openfpga
digshadow has quit [Ping timeout: 255 seconds]
genii has joined ##openfpga
user10032 has joined ##openfpga
<kc8apf>
cr1901_modern: someone else pointed me at wavedrom too. Need to see if I can tie that into Sphinx
azonenberg_work has quit [Ping timeout: 260 seconds]
<awygle>
i remember that inquiry. we came up with ~nothing lol
<kc8apf>
I've got a few ideas to try out
<rqou>
lol yeah
<rqou>
i've seen ad-hoc hacks involving perl or yaml or whatever
<rqou>
or xml
<awygle>
i have a broad interest in like, a useful way to specify IP core interfaces
<kc8apf>
If nothing else, wavedrom has logic for making pretty register diagrams in SVG
<awygle>
to the level of detail you actually need (# of pipeline delays, what is synchronous to what, valid input and output spaces....)
<kc8apf>
awygle: IP-XACT seems to be the way to go for that
<awygle>
IP-XACT seems bad but possibly as good as it gets
<kc8apf>
XML is never a good answer
<kc8apf>
from a syntax standpoint, SystemRDL reads better. Haven't looked closely enough to see if it has all the necessary details though
<awygle>
i have a hard time not seeing the sheer number of Accellera standards as just fire and motion
<kc8apf>
similar to other standards orgs: member contributes a spec, it gets published
<kc8apf>
adoption isn't really their concern
laintoo has joined ##openfpga
<kc8apf>
Saw the exact same thing happening in Open Compute
RaivisR has quit [Read error: Connection reset by peer]
RaivisR has joined ##openfpga
sgstair has joined ##openfpga
<awygle>
i am curious about what typical practice is for "real" FPGA/ASIC companies
<awygle>
as opposed to hobbyists
<awygle>
i should make some friends in that area i guess
<kc8apf>
I've mostly seen ad-hoc systems built out of perl, TCL, or worse
<rqou>
^
<kc8apf>
I know in 2009, Intel was hand-writing their register documentation.
<awygle>
sure but ad hoc systems to do what? that's what's interesting. what features are they building, and what features aren't they building but would if they had the time
<kc8apf>
best I've seen is generating verilog and C headers so HW and SW don't get out of sync
<sorear>
can't go wrong with php generating verilog
<kc8apf>
maybe a BDSL
<kc8apf>
err BSDL
<rqou>
"best" I've seen is perl (not "use strict" compatible) generating xml for framemaker
<kc8apf>
ok, yeah. I saw that at Apple
<rqou>
mine was at broadcom
<rqou>
when i needed to touch it, i immediately dumped all the data from perl into json and ran away from the perl as fast as possible
<rqou>
i personally have written a DSL that took in yaml definitions of structs with possible VLAs (no bitfields iirc) and outputted either C (with appropriate forward declarations) or javascript
<rqou>
but this _sucked_ to use because the yaml was too verbose
soylentyellow has quit [Ping timeout: 276 seconds]
mumptai_ has quit [Remote host closed the connection]
mumptai has quit [Remote host closed the connection]
<rqou>
apparently i buy the same milk tea so often that i now trigger speculative execution. exploitation for fun and profit will be left as an exercise for the reader :P