<pie__>
qu1j0t3, what i want to know is how you unlug it without tripping a breaker
<pie__>
"very carefully"
<pie__>
oh wait didnt notice the switch
<pie__>
i suppose that also raises the problem of how it was plugged in, also solved by the switch
<pie__>
"Reminds me of the story of Why Oxygen Hoses Screw On Counterclockwise: because you want it to be very, very, very hard for someone to connect the breathe-this-air hose to the jet-fuel hose. One wonders how long it took for them to adopt this static type system."
<pie__>
wait what
<pie__>
my disk is full. why is my disk full.
m_w has quit [Ping timeout: 240 seconds]
m_w has joined ##openfpga
balrog has joined ##openfpga
pie__ is now known as pie_
<azonenberg>
rqou: o_O
Bike has quit [Quit: Lost terminal]
user10032 has joined ##openfpga
* awygle
has soldered in contacts lots of times
<azonenberg>
cr1901_modern: it's decent, but i much prefer actual recorded audio to samples/synth
<pie_>
i think i got tmux to hang
<pie_>
what the fuck is wrong with me
<pie_>
actually...did i run out of sockets or something? even tmux new-session hangs
<pie_>
actually something weird is going on because i cant even start a new tmux session wtf >_<
<pie_>
well i lost another tmux session
<pie_>
i hate everything
digshadow has quit [Quit: Leaving.]
digshadow has joined ##openfpga
<lain>
>.<
<pie_>
going into computers was a mistake
<rqou>
you can always change majors :P
<pie_>
* study for my actual major :P
<rqou>
azonenberg: still awake?
<azonenberg>
rqou: yeah
<azonenberg>
for a few more mins at least
<rqou>
at this point with a working blinky, what do you think should be next for coolrunner-ii work?
<rqou>
flush out more bugs? fix yosys?
<rqou>
more refactoring?
<azonenberg>
Test and debug more first
<azonenberg>
What's your toolchain look like?
<azonenberg>
is it HDL input?
<azonenberg>
or still hard coded netlists? or what
<rqou>
HDL into yosys into the backend
<azonenberg>
So you have hdl to bit for a blinky working
<rqou>
yeah, a 500 Hz blinky
<azonenberg>
OK
<rqou>
more than that and the chip runs out of pterms
<azonenberg>
in that case i would say, next step is to work on improving synthesis support and try to figure out a way to extract xor's
<azonenberg>
Then fix bugs as you find them
<azonenberg>
With a toolchain at this level of maturity, you dont really have to LOOK for bugs
<azonenberg>
just use it, and they'll jump out at you
<cr1901_modern>
azonenberg: Ahh, I thought it sounded sufficiently "real" that it would surpass your disdain for samples/synth (also good morning)
<azonenberg>
Lol more like good night
<azonenberg>
i'm gonna grab noms then hit the hay
<rqou>
azonenberg: "Even though the internal names are currently not
<rqou>
can recover some of them after synthesis. This command is based
<rqou>
dress
<rqou>
stored, command
<rqou>
on equivalence checking of the final and the original network, and transferring the names
<rqou>
from the original network to the functionally identical nodes in the final network. "
<rqou>
might be useful for your persistent complaints that abc makes useless netnames
<azonenberg>
rqou: o_O
<azonenberg>
innnteresting
<azonenberg>
is that an abc command or a yosys command?
<rqou>
an abc command
<rqou>
so i don't know if yosys will read the resulting net names or not
<rqou>
arrgh one day i'm going to send abc a giant PR entitled "delete all commented out code"
<azonenberg>
lool
bitd has joined ##openfpga
eduardo_ has joined ##openfpga
pie_ has quit [Ping timeout: 240 seconds]
noobineer has joined ##openfpga
eduardo__ has quit [Ping timeout: 260 seconds]
noobineer has quit [Ping timeout: 276 seconds]
m_w has quit [Ping timeout: 240 seconds]
m_w has joined ##openfpga
kmehall has quit [Quit: No Ping reply in 180 seconds.]
kmehall has joined ##openfpga
Bike has joined ##openfpga
SpaceCoaster has quit [Quit: ZNC 1.6.5+deb1 - http://znc.in]