promach__ has joined ##openfpga
NorthStar has joined ##openfpga
NorthStar has left ##openfpga [##openfpga]
Zarutian has joined ##openfpga
promach__ has quit [Quit: Leaving]
pie__ has quit [Ping timeout: 246 seconds]
digshadow has quit [Quit: Leaving.]
Zarutian has quit [Quit: Zarutian]
amclain has quit [Quit: Leaving]
<openfpga-github> [openfpga] azonenberg pushed 1 new commit to master: https://git.io/vQYSc
<openfpga-github> openfpga/master ac92c45 Andrew Zonenberg: Updating file: starshipraider-gpdevboard.kicad_pcb with current completely routed design
<openfpga-github> [openfpga] azonenberg pushed 1 new commit to master: https://git.io/vQYSh
<openfpga-github> openfpga/master 9ad40e9 Andrew Zonenberg: Various layout tweaks during design review
<azonenberg> ok, looks good
<azonenberg> Ordering
eduardo__ has joined ##openfpga
<rqou> alright, finally have time to work on code today
eduardo_ has quit [Ping timeout: 260 seconds]
<azonenberg> also lol looking at oshpark order history
<rqou> also replaced my nexus 6p with fucked battery with a new pre-backdoored (huawei) phone :P
<azonenberg> i've averaged about a board every ten days since march
<azonenberg> Thaaat explains where all my spare cash is going :p
<rqou> one thing that's neat is that since this is an asia/international market phone, it's dual-sim
<rqou> unfortunately no vzw band 13
<openfpga-github> [openfpga] rqou pushed 2 new commits to master: https://git.io/vQYHO
<openfpga-github> openfpga/master 670745c Robert Ou: xc2bit: Some DRY refactoring with Self and struct fields
<openfpga-github> openfpga/master 6d4a8ea Robert Ou: xc2bit: Refactor macrocell enum encode/decode to be associated methods
<openfpga-github> [openfpga] rqou pushed 2 new commits to master: https://git.io/vQYQP
<openfpga-github> openfpga/master 6643e0c Robert Ou: xc2bit: Rename "ff" to "mc"...
<openfpga-github> openfpga/master 0f25c99 Robert Ou: xc2bit: Refactor lots of random functions into associated methods
Hootch has joined ##openfpga
<openfpga-github> [openfpga] rqou pushed 1 new commit to master: https://git.io/vQY7O
<openfpga-github> openfpga/master d91cc0e Robert Ou: xc2bit: Refactor partdb methods
m_w has quit [Quit: leaving]
<openfpga-github> [openfpga] rqou pushed 1 new commit to master: https://git.io/vQY5W
<openfpga-github> openfpga/master 02d2aaa Robert Ou: xc2bit: Miscellaneous refactoring
<rqou> well, fuck
<rqou> my laptop doesn't have enough RAM to do a release build of xc2bit :P
<rqou> oh wow that site seems to have been revamped since i last visited it :P
<lain> oh wow yeah
<lain> it used to be all retro
<lain> very modern now
<rqou> anyways, i think i'm done gilding the lily on xc2bit
<rqou> time to make xc2par able to talk to it again :P
<rqou> whee, xc2bit bumped to 0.0.2
<openfpga-github> [openfpga] rqou pushed 1 new commit to master: https://git.io/vQYdx
<openfpga-github> openfpga/master 63f1d1f Robert Ou: xc2bit: Bump version
scrts has quit [Ping timeout: 255 seconds]
scrts has joined ##openfpga
pie__ has joined ##openfpga
scrts has quit [Ping timeout: 268 seconds]
scrts has joined ##openfpga
awygle has quit [Ping timeout: 260 seconds]
mifune has joined ##openfpga
mifune has joined ##openfpga
mifune has quit [Changing host]
qu1j0t3 has quit [Ping timeout: 260 seconds]
mifune has quit [Ping timeout: 240 seconds]
X-Scale has quit [Quit: Want to be different? Try HydraIRC -> http://www.hydrairc.com <-]
qu1j0t3 has joined ##openfpga
mifune has joined ##openfpga
mifune has joined ##openfpga
ZipCPU|Laptop has quit [Quit: Transitioning to a lower energy state]
pie__ has quit [Changing host]
pie__ has joined ##openfpga
<rqou> whee, finally after bikeshedding and family politics, we can upgrade the HK flat from 1.5 working air conditioners (0.5 in bedrooms) to 2.5 working air conditioners (1.5 in bedrooms)
<rqou> out of 5 total
_whitelogger has joined ##openfpga
Zarutian has joined ##openfpga
X-Scale has joined ##openfpga
mifune has quit [Ping timeout: 240 seconds]
Hootch has quit [Quit: Leaving]
mifune has joined ##openfpga
digshadow has joined ##openfpga
mifune has quit [Ping timeout: 258 seconds]
digshadow has quit [Ping timeout: 260 seconds]
awygle has joined ##openfpga
theMagnumOrange has quit [Read error: Connection reset by peer]
mifune has joined ##openfpga
mifune has quit [Changing host]
mifune has joined ##openfpga
mifune_ has joined ##openfpga
mifune has quit [Ping timeout: 240 seconds]
mifune has joined ##openfpga
mifune_ has quit [Ping timeout: 246 seconds]
Hootch has joined ##openfpga
mifune has quit [Ping timeout: 246 seconds]
mifune has joined ##openfpga
mifune has joined ##openfpga
mifune has quit [Changing host]
<openfpga-github> [yosys] azonenberg pushed 4 new commits to master: https://git.io/vQO4l
<openfpga-github> yosys/master 1f517d2 Clifford Wolf: Fix history namespace collision
<openfpga-github> yosys/master c0ca994 Clifford Wolf: Store command history when terminating with an error
<openfpga-github> yosys/master f6421c8 Clifford Wolf: Switched abc "clock domain not found" error to log_cmd_error()
seu has quit [Remote host closed the connection]
seu has joined ##openfpga
Hootch has quit [Ping timeout: 268 seconds]
Zarutian has quit [Quit: Zarutian]
<openfpga-github> [yosys] azonenberg pushed 1 new commit to master: https://git.io/vQOuw
<openfpga-github> yosys/master cbdddc3 Andrew Zonenberg: greenpak4_counters: Changed generation of primitive names so that the absorbed register's name is included
<openfpga-github> [openfpga] azonenberg pushed 1 new commit to master: https://git.io/vQOuy
<openfpga-github> openfpga/master b53f2e2 Andrew Zonenberg: gp4par: Changed congestion metrics for better avoidance of congestion
fpgacraft1 has quit [Quit: ZNC 1.7.x-git-709-1bb0199 - http://znc.in]
fpgacraft1 has joined ##openfpga
awygle has quit [Ping timeout: 260 seconds]
SuperChickeNES is now known as ChickeNES
awygle has joined ##openfpga
<openfpga-github> [openfpga] azonenberg pushed 1 new commit to master: https://git.io/vQO2T
<openfpga-github> openfpga/master 1d910aa Andrew Zonenberg: Timing analyzer is now aware of which cells are stateful, and won't report false combinatorial loops for stateful logic. No timing data for these blocks yet, though.
<openfpga-github> [openfpga] azonenberg pushed 1 new commit to master: https://git.io/vQOa2
<openfpga-github> openfpga/master 0fc9a9c Andrew Zonenberg: Refactoring: XC2C model now stores bitstream in block RAM for readbacks and only uses DFFs for device configuration
mifune has quit [Ping timeout: 255 seconds]
theMagnumOrange has joined ##openfpga