DocScrutinizer05 has quit [Ping timeout: 258 seconds]
DocScrutinizer05 has joined ##openfpga
DocScrutinizer05 has quit [Read error: Connection reset by peer]
digshadow has quit [Ping timeout: 240 seconds]
pie_ has quit [Changing host]
pie_ has joined ##openfpga
DocScrutinizer05 has joined ##openfpga
digshadow has joined ##openfpga
DocScrutinizer05 has quit [Ping timeout: 258 seconds]
DocScrutinizer05 has joined ##openfpga
pie_ has quit [Ping timeout: 255 seconds]
digshadow has quit [Quit: Leaving.]
<
openfpga-github>
openfpga/master 0d0d159 Robert Ou: xc2bit: Move the process_ functions into XC2Bitstream
<
openfpga-github>
openfpga/master 74663d1 Robert Ou: xc2bit: Refactor out bool->str code into a function
scrts has quit [Ping timeout: 255 seconds]
scrts has joined ##openfpga
Zarutian has joined ##openfpga
wolfspra1l has quit [Quit: leaving]
wolfspraul has joined ##openfpga
wolfspraul has quit [Client Quit]
wolfspraul has joined ##openfpga
awygle has joined ##openfpga
amclain has quit [Quit: Leaving]
fpgacraft1 has joined ##openfpga
fpgacraft2 has joined ##openfpga
Zarutian has quit [Quit: Zarutian]
eduardo_ has joined ##openfpga
eduardo has quit [Ping timeout: 268 seconds]
indy has quit [Ping timeout: 260 seconds]
indy has joined ##openfpga
Hootch has joined ##openfpga
<
azonenberg>
whitequark: around?
<
whitequark>
azonenberg: yes
<
azonenberg>
The Vdd pin on the gp expansion connector
<
azonenberg>
is that an input or output? or both
<
azonenberg>
i.e. can i use it as a vcco_ref output to an external device?
<
openfpga-github>
openfpga/master a447908 Andrew Zonenberg: Merge branch 'master' of github.com:azonenberg/openfpga
<
openfpga-github>
openfpga/master c700eff Andrew Zonenberg: Initial schematic of starshipraider-gpdevboard
sgstair has joined ##openfpga
<
azonenberg>
rqou: so how's the greenpak stuff going?
<
azonenberg>
sorry i meant
<
azonenberg>
the coolrunner
scrts has quit [Ping timeout: 240 seconds]
<
whitequark>
azonenberg: hmm don't recall
<
whitequark>
hang on
<
whitequark>
it's definitely an output
<
whitequark>
but i dont know if you can use it as an input
<
whitequark>
probably yes
scrts has joined ##openfpga
<
azonenberg>
i wanted to use it as an output so i' mgood
<
azonenberg>
So, schematic is done
<
azonenberg>
too sleepy to make a Q-strip footprint tonight so i'll do that in the morning before work
<
azonenberg>
then layout in the evening
pie_ has joined ##openfpga
m_w has quit [Quit: leaving]
pie_ has quit [Changing host]
pie_ has joined ##openfpga
egg|work|egg has quit [Quit: Page closed]
egg|work|egg has joined ##openfpga
Hootch has quit [Ping timeout: 268 seconds]
Hootch has joined ##openfpga
sgstair_ has joined ##openfpga
sgstair has quit [Disconnected by services]
sgstair_ is now known as sgstair
egg|work|egg_ has joined ##openfpga
egg|work|egg has quit [Ping timeout: 260 seconds]
X-Scale has joined ##openfpga
<
rqou>
azonenberg: currently working on refactoring xc2bit
<
rqou>
do you want me to prioritize fixing xc2par?
amclain has joined ##openfpga
amclain has quit [Quit: Leaving]
awygle has quit [Quit: Page closed]
amclain has joined ##openfpga
awygle has joined ##openfpga
m_w has joined ##openfpga
digshadow has joined ##openfpga
Zarutian has joined ##openfpga
Hootch has quit [Ping timeout: 268 seconds]
<
azonenberg>
rqou: doesnt matter
<
azonenberg>
it doesnt work yet
<
azonenberg>
from a usability perspective
<
azonenberg>
Regressions are #1 priority
<
azonenberg>
but the order you improve things that don't yet work isnt a priority
pie__ has joined ##openfpga
pie_ has quit [Read error: Connection reset by peer]
kristianpaul has joined ##openfpga
azonenberg_work has joined ##openfpga
ZipCPU|Laptop has quit [Ping timeout: 268 seconds]
ZipCPU has quit [Ping timeout: 255 seconds]
<
cr1901_modern>
whitequark: How'd you RE GP4 dev board protocol? Wireshark?
<
whitequark>
cr1901_modern: lol no
<
whitequark>
I used systemtap and objdump
ZipCPU has joined ##openfpga
<
whitequark>
found one function that transmitted/received a hid packet then used systemtap to dump the contents
ZipCPU|Laptop has joined ##openfpga
<
whitequark>
it's somewhere in the logs here
<
azonenberg>
Also i have the layout symbols for the new level shifter board set up
<
azonenberg>
land patterns, i mean
<
azonenberg>
sch is done
<
azonenberg>
just have to place nad route
theMagnumOrange has joined ##openfpga
<
azonenberg>
will be sending off to fab tonight
Zarutian has quit [Quit: Zarutian]