ZipCPU|Laptop has quit [Ping timeout: 240 seconds]
<openfpga-github>
[openfpga] azonenberg pushed 1 new commit to master: https://git.io/vHIhW
<openfpga-github>
openfpga/master a38304c Andrew Zonenberg: Continued work on DAC support. See #32
<openfpga-github>
[logtools] azonenberg pushed 1 new commit to master: https://git.io/vHIje
<openfpga-github>
logtools/master 1bd2c28 Andrew Zonenberg: Indentation fixes to LogDebugTrace
<openfpga-github>
[openfpga] azonenberg pushed 2 new commits to master: https://git.io/vHIjv
<openfpga-github>
openfpga/master ab976c9 Andrew Zonenberg: Updated to latest logtools
<openfpga-github>
openfpga/master 0c82c38 Andrew Zonenberg: Greenpak4Netlist: Removed "verbose" argument from IndexNets() because we now have LogTrace()
Ellied has quit [Quit: WeeChat 1.0.1]
ZipCPU|Laptop has joined ##openfpga
digshadow has quit [Quit: Leaving.]
digshadow has joined ##openfpga
Ellied has joined ##openfpga
<openfpga-github>
[openfpga] azonenberg pushed 1 new commit to master: https://git.io/vHLfV
<openfpga-github>
openfpga/master 39f583b Andrew Zonenberg: Finished initial DAC support. Fixes #32. DRC could probably be better?
digshadow has quit [Quit: Leaving.]
digshadow has joined ##openfpga
<azonenberg>
There goes initial DAC support driving them from GP_COUNTx cells
<azonenberg>
Working on inference of counters with POUT now
digshadow has quit [Client Quit]
pie_ has quit [Read error: Connection reset by peer]
pie_ has joined ##openfpga
ZipCPU|Laptop has quit [Ping timeout: 260 seconds]
m_w has quit [Quit: leaving]
Hootch_Work has joined ##openfpga
Hootch has quit [Ping timeout: 260 seconds]
<openfpga-github>
[yosys] azonenberg pushed 1 new commit to master: https://git.io/vHLTK
<openfpga-github>
yosys/master 184bd14 Andrew Zonenberg: greenpak4_counters: Added support for parallel output from GP_COUNTx cells
<openfpga-github>
[openfpga] azonenberg pushed 1 new commit to master: https://git.io/vHLTQ
<openfpga-github>
openfpga/master 7899229 Andrew Zonenberg: Various tweaks to Dac test case. Updated documentation to reflect that inference of parallel counter outputs to DACs is now supported
<openfpga-github>
[openfpga] azonenberg pushed 1 new commit to master: https://git.io/vHLT5
<openfpga-github>
openfpga/master 348a2bd Andrew Zonenberg: Dac test: Updated comment in code to reflect actual clock frequency
<openfpga-github>
[openfpga] azonenberg pushed 1 new commit to master: https://git.io/vHLTF
<openfpga-github>
openfpga/master 7c3f981 Andrew Zonenberg: Fixed typo in comment
promach__ has joined ##openfpga
promach__ has quit [Remote host closed the connection]
ZipCPU|Laptop has joined ##openfpga
mifune has joined ##openfpga
DocScrutinizer05 has quit [Disconnected by services]
DocScrutinizer05 has joined ##openfpga
eduardo_ has joined ##openfpga
eduardo__ has quit [Ping timeout: 260 seconds]
mifune has quit [Ping timeout: 246 seconds]
Bike has quit [Quit: leaving]
massi has joined ##openfpga
pointfree[m] has quit [Remote host closed the connection]