<cyrozap>
azonenberg: Random question: Why are you implementing a Coolrunner-II in an FPGA?
<lain>
because Reasons™
<lain>
(iirc he's validating his coolrunner-II model / understanding by reimplementing it in fpga - if the fpga impl. works, his model is correct)
<jn__>
now run them in lockstep :)
<azonenberg>
jn__: That's my plan
<azonenberg>
run a bitstream on a real coolrunner and on the fpga
<azonenberg>
have a module in the fpga compare every io pin every clock cycle
<azonenberg>
and see if they ever disagree
digshadow has joined ##openfpga
ZipCPU|Laptop has joined ##openfpga
digshadow has quit [Ping timeout: 268 seconds]
awygle has quit [Quit: Page closed]
Shoggoth has joined ##openfpga
Shoggoth has quit [Ping timeout: 260 seconds]
Shoggoth has joined ##openfpga
Shoggoth has quit [Quit: Shoggoth]
pie__ has quit [Quit: Leaving]
Zorix has joined ##openfpga
pie_ has joined ##openfpga
awygle has joined ##openfpga
<rqou>
HK's green buses are full of fun surprises for non-locals
<rqou>
secret/unofficial stops and unofficial stop names everywhere
<whitequark>
minibuses?
<rqou>
yes, those
<rqou>
at least the green ones have an official route
<rqou>
the red ones only have an approximate route/service region
<rqou>
you explain to the driver where you want to go
<rqou>
anyways, I originally was planning to head over to SZ today, but then I realized that it's Sunday
<rqou>
so I guess today will be another openfpga coding day
<azonenberg>
rqou: some of the buses where i live are like that
<azonenberg>
the normal city buses have fixed routes
<azonenberg>
But a few routes, like the #94
<azonenberg>
have fixed routs but no assigned stops
<azonenberg>
to pick up, you stand along the route and flag down the bus
<azonenberg>
to get off, just tell the driver where
<rqou>
the green minibuses are like that except they do _technically_ have assigned stops
<azonenberg>
These routes have time points
<azonenberg>
i.e. they'll pass a given corner at a certain time +/- tolerance
<rqou>
e.g. the stop I wanted is nicknamed the "clinic" stop but it isn't actually official
<azonenberg>
But no assigned stops
<rqou>
some of the old ladies are even worse and refer to it as the "traffic light" stop
<rqou>
there's also several context-sensitive "bus stop" stops :P
<rqou>
(the minibuses are often used as feeders for the "real" city buses)
<azonenberg>
rqou: so, GSR is unconditional right?
<azonenberg>
it wipes all flipflops?
<azonenberg>
its not just a high fanout reset tree or something
<azonenberg>
or no, wait
<rqou>
er, I think it's just a high-fanout tree
<azonenberg>
it looks like you can enable/disable GSR
<azonenberg>
yeah, in the FPGAs its unconditional
<rqou>
oh interesting
<azonenberg>
also lol, oshstencils is FAST
<azonenberg>
i have a stencil for a board that hasnt even been sent to fab by oshpark yet
<rqou>
whee, time for me to get super lost navigating the Tuen Mun shopping complex again
<rqou>
I really need to make my own map of this area
<azonenberg>
rqou: see PM
eduardo_ has joined ##openfpga
eduardo__ has quit [Ping timeout: 260 seconds]
<rqou>
successfully navigated a path through this set of 8 or so connected buildings
<rqou>
(spans 3 blocks)
<azonenberg>
lol
<rqou>
and no, Google doesn't have a complete set of interior maps
<rqou>
only for one "phase" of one of the buildings
<balrog>
azonenberg: in Philadelphia all buses have routes and assigned stops
<rqou>
afaik they aren't even all owned by the same group
<balrog>
however only certain assigned stops have time points
<balrog>
so in between those specific stops, timing can vary
<rqou>
this area is one reason why I say we need better 2.5D map engines
<rqou>
oh and the MTR station is also attached to this building cluster :P
<azonenberg>
balrog: this is what *most* of the buses here are like
<azonenberg>
these few are different
<balrog>
ahh, weird
<azonenberg>
they have routes and time points
<azonenberg>
but no assigned stops between those points
<balrog>
we also have "400 series" buses
<rqou>
I don't think I want to know how the system of property rights/easements work in HK
<balrog>
which are effectively chartered school buses but because of federal funding laws they can't be exclusive so the maps and schedules are available if you ask
<rqou>
(warning, bikeshedding): anybody have recommendations for IRC clients to replace Chatzilla? :P
<rqou>
i basically don't use any special features at all, so feel free to just name your favorite IRC client
<balrog>
hexchat
<balrog>
or textual
<balrog>
depending on platform
<rqou>
actually i just realized i do have one special feature need: TLS client cert auth
mifune has joined ##openfpga
<UmbralRaptor>
irssi?
<UmbralRaptor>
(Also, speaking of platform dependent, andchat)
<lain>
weechat
<lain>
it's kinda bloaty but it's a very nice client imo
<azonenberg>
rqou: so, also
<azonenberg>
if i'm understanding this correctly
<azonenberg>
the output buffer is always driven by... what?
<azonenberg>
the macrocell->ZIA output?
<azonenberg>
the flipflops?
<azonenberg>
i have a FF driving an OBUF directly and i see bit 12 as 1 (ZIA driver disabled)
<azonenberg>
... oh derp
<azonenberg>
bit 7
<rqou>
yeah
Hootch has joined ##openfpga
<openfpga-github>
[openfpga] azonenberg pushed 1 new commit to master: https://git.io/vQODI
<openfpga-github>
openfpga/master 546ceb6 Andrew Zonenberg: XC2CModel: Continued initial macrocell implementation
_whitelogger has joined ##openfpga
awygle has quit [Ping timeout: 260 seconds]
<azonenberg>
Welp
<azonenberg>
i added flipflop support to the macrocells
<azonenberg>
and now it's taking a LONG time to synthesize...
<azonenberg>
Not yet sure what's the slowdown
<azonenberg>
Gonna go to sleep and let it run overnight and then see what happens
<whitequark>
rqou: basically nothing has tls client cert auth
<whitequark>
lol
<rqou>
chatzilla does
Hootch has quit [Ping timeout: 260 seconds]
Hootch has joined ##openfpga
Shoggoth has joined ##openfpga
pie__ has joined ##openfpga
pie_ has quit [Ping timeout: 268 seconds]
Shoggoth has quit [Quit: Shoggoth]
Hootch has quit [Ping timeout: 240 seconds]
Hootch has joined ##openfpga
ZipCPU|Laptop has quit [Ping timeout: 240 seconds]
<rqou>
woot the techmapping rewrite of xc2par has successfully PAR'ed a design!
<rqou>
still has wrong answers and stupid amounts of copypasta though
pie_ has joined ##openfpga
pie__ has quit [Ping timeout: 255 seconds]
pie__ has joined ##openfpga
pie_ has quit [Ping timeout: 260 seconds]
mifune has quit [Read error: Connection reset by peer]
mifune has joined ##openfpga
<rqou>
azonenberg: in general, how much do you care about detecting when a user incorrectly instantiated a primitive?
<rqou>
e.g. if a user tries to use a BUFG to drive something that isn't a global net
mifune_ has joined ##openfpga
mifune has quit [Ping timeout: 268 seconds]
DocScrutinizer05 has quit [Remote host closed the connection]
DocScrutinizer05 has joined ##openfpga
<pie__>
whitequark, any advice on what to do if i have a newer obfuscated javascript file and an unobfuscated file?
<pie__>
the goal would be to unobfuscate by leaning on the unobfuscated file
<pie__>
err obfuscated = just minified in this case actually (i think)
<pie__>
so it should be mostly feasible
<pie__>
man there needs to be some kind of IDE plugin for this lol
<rqou>
WOOT XC2PAR HAS ROUTED A THIRD DESIGN!!!111oneone
<rqou>
this time it has more than one and gate :P
<rqou>
output is total garbage though
<rqou>
so is the code quality
<rqou>
anyways, the third design is an xor gate
<rqou>
implemented as !(ab + !a!b)
<rqou>
it uses 4 zia rows, 2 and terms, the or term, and the xor as an invert :P
<pie__>
rqou, \o/
<pie__>
whats xc2par
<rqou>
it's the program i'm working on to do place-and-route for coolrunner2
pie__ has quit [Changing host]
pie__ has joined ##openfpga
pie__ has quit [Read error: Connection reset by peer]
pie_ has joined ##openfpga
Hootch has quit [Quit: Leaving]
DocScrutinizer05 has quit [Disconnected by services]
DocScrutinizer05 has joined ##openfpga
DocScrutinizer05 has quit [Disconnected by services]
DocScrutinizer05 has joined ##openfpga
NoRm4nD has joined ##openfpga
mifune_ has quit [Read error: Connection reset by peer]
mifune has joined ##openfpga
DocScrutinizer05 has quit [Ping timeout: 258 seconds]
DocScrutinizer05 has joined ##openfpga
DocScrutinizer05 has quit [Disconnected by services]
DocScrutinizer05 has joined ##openfpga
awygle has joined ##openfpga
pie_ has quit [Read error: Connection reset by peer]
pie_ has joined ##openfpga
<azonenberg>
rqou: that should fail to par due to a missing path
<azonenberg>
Total number of paths / destination ports: 167724536493483813659926855680 / 64
<azonenberg>
lol
<azonenberg>
it's trying to time every combinatorial path throguh the pla
<azonenberg>
grrreeat...
<azonenberg>
that explains it taking so long
<cr1901_modern>
That's not a small number... that's a big number...
<azonenberg>
Lol i assume that's something like INT_MAX
<azonenberg>
actually its more than 2^64 lol
<cr1901_modern>
Well I just made an obscure reference anyway
<azonenberg>
But yeah i made a TIG on the output of the macrocell-to-ZIA path
<azonenberg>
Which should help
pie_ has quit [Changing host]
pie_ has joined ##openfpga
<whitequark>
pie_: chrome can unminify
<whitequark>
there's a button in the developer tools that looks like {}
<whitequark>
anyway
<whitequark>
obfuscation works by choosing a random seed
<whitequark>
you will not correlate any variable names
<whitequark>
you may correlate structure if you're lucky, but it depends on the obfuscator
<whitequark>
something like closure compiler may well fuck it up beyond what's reasonable
<pie_>
whitequark, i have an unobfuscated version
<pie_>
also ff can unminify as well, but i just used js-beautify for that
mifune has quit [Ping timeout: 260 seconds]
_whitelogger has joined ##openfpga
<azonenberg>
rqou: how much do you know about the T flipflops?