<whitequark>
have you noticed the pagination at the bottom?
pie__ has quit [Ping timeout: 250 seconds]
<cyrozap>
digshadow-s, pointfree: I'm in Texas, so I'm a couple of time zones away from the Bay Area :P
* cyrozap
just finished reading the backlog after taking a break on projects for a few days
<cyrozap>
pointfree: So the Forth code you just released takes the .route file and converts it into register settings? I don't know Forth so I'm having a pretty difficult time understanding it.
<flaviusb>
I clicked through, did not find and SLG44*, just lots of different SLG46*
<flaviusb>
I'm going to try out the SLG46621V. Many thanks for the advice!
pie__ has joined ##openfpga
pie__ has quit [Ping timeout: 265 seconds]
amclain has quit [Quit: Leaving]
massi has joined ##openfpga
Bike has quit [Quit: slero]
openfpga-bb has quit [Ping timeout: 252 seconds]
azonenberg has quit [Ping timeout: 258 seconds]
massi has quit [Ping timeout: 248 seconds]
massi has joined ##openfpga
pie__ has joined ##openfpga
digshadow has joined ##openfpga
openfpga-bb has joined ##openfpga
azonenberg has joined ##openfpga
pie__ has quit [Ping timeout: 265 seconds]
pie__ has joined ##openfpga
kuldeep has joined ##openfpga
massi has quit [Ping timeout: 252 seconds]
kuldeep has quit [Ping timeout: 248 seconds]
pie__ has quit [Ping timeout: 244 seconds]
massi has joined ##openfpga
jn__ has quit [Ping timeout: 244 seconds]
tecepe has quit [Remote host closed the connection]
pie__ has joined ##openfpga
jn__ has joined ##openfpga
pie_ has joined ##openfpga
pie__ has quit [Ping timeout: 268 seconds]
kuldeep has joined ##openfpga
tecepe has joined ##openfpga
talsit has quit [Ping timeout: 248 seconds]
talsit has joined ##openfpga
talsit has left ##openfpga [##openfpga]
talsit has joined ##openfpga
talsit has left ##openfpga [##openfpga]
pie__ has joined ##openfpga
pie_ has quit [Ping timeout: 265 seconds]
pie__ has quit [Ping timeout: 268 seconds]
pie_ has joined ##openfpga
tecepe has quit [Ping timeout: 258 seconds]
talsit has joined ##openfpga
talsit has left ##openfpga [##openfpga]
tecepe has joined ##openfpga
kuldeep has quit [Read error: Connection reset by peer]
<whitequark>
greenpak4 is SLG46*, greenpak5 is SLG45*
<whitequark>
their numbering scheme is weird
azonenberg_work has quit [Ping timeout: 252 seconds]
Bike has joined ##openfpga
amclain has joined ##openfpga
digshadow has quit [Quit: Leaving.]
pie_ has joined ##openfpga
kuldeep has joined ##openfpga
scrts has quit [Ping timeout: 256 seconds]
massi has quit [Quit: Leaving]
scrts has joined ##openfpga
carl0s has joined ##openfpga
<pointfree>
cyrozap: The Forth code doesn't do any parsing of .route files and currently only has formulas for the Vertical Segment tiles.
<pointfree>
I should clean it up a bit more. Once I've integrated my PLD synth code into that it should also be clearer.
<pointfree>
The hv tile formulas aren't correct. I should look for mirroring again.
<pointfree>
Once the .route file contents can be converted to registers and values, it shouldn't be difficult to place logic and plot routes. The routes will just need to be within the bounds and link up to each other.
<pointfree>
Maybe if I can write formulas for the HS, HC, and PI tiles I can more easily connect the dots for the HV tiles.
mzpx has joined ##openfpga
carl0s has quit [Quit: Leaving]
kuldeep has quit [Read error: Connection reset by peer]
kuldeep has joined ##openfpga
kuldeep has quit [Read error: Connection reset by peer]
kuldeep has joined ##openfpga
tecepe has quit [Ping timeout: 260 seconds]
pie_ has quit [Ping timeout: 268 seconds]
pdxece has joined ##openfpga
pdxece has left ##openfpga [##openfpga]
jhol has quit [Quit: Coyote finally caught me]
jhol has joined ##openfpga
pie_ has joined ##openfpga
digshadow has joined ##openfpga
digshadow has quit [Client Quit]
digshadow has joined ##openfpga
digshadow has left ##openfpga [##openfpga]
<flaviusb>
whitequark: Thanks for the clarification - I was intensely confused by everything on the GreenPak website.
mzpx has quit [Read error: Connection reset by peer]