<rqou>
and datasheet mentions that clk and clk-enable are paired together such that there can only be two pairs
<rqou>
but i have a different doc that mentions that also everything that uses async load has to use the same async clear, and anything that doesn't use async load has to use the same async clear
<rqou>
and then anything that has sync load or clear used has to use the same sync load and sync clear as everything else in the lab
<rqou>
so there's a whole bunch of other rules as you can see
<rqou>
azonenberg: so, how to even begin tackling this problem?
<azonenberg>
With the caulk-and-seal inspection tomorrow morning, and three windows left to caulk
<azonenberg>
My caulking gun died
<azonenberg>
Not sure what failed but i was pulling the trigger and getting no resistance
<azonenberg>
and nothing was coming out
<azonenberg>
And the home depot closed at 20:00
<azonenberg>
So that was a last-minute run :p
<rqou>
wtf dude
<rqou>
why is your equipment always broken?
<azonenberg>
In this particular case, because i made the mistake of buying the basic model and not the heavy-duty model
<azonenberg>
Thinking i wouldnt use it that much
<azonenberg>
:p
<azonenberg>
every time i buy a lower-end tool i pay for it later on
<azonenberg>
oh and, another thing we had to do today
<rqou>
i thought that was widely known?
<azonenberg>
Yes but i didnt think there was even such a thing as a cheap or nice caulking gun
<azonenberg>
:p
<azonenberg>
anyway in order to caulk around the windows, we needed to have the wood pieces for the window well and sill done
<azonenberg>
The office has that really deep well because of the new wall we framed and the gap for insulation
<azonenberg>
All of the other windows we just used 1x3 or 1x4 pine boards
<azonenberg>
But for that, we had to use plywood
<azonenberg>
Since nobody makes 15" wide pine boards
<azonenberg>
And cutting a lot of 3/4" plywood with a sawzall or hand saw, straight, is not a good idea :p
<azonenberg>
So i ran out and bought a circular saw
<azonenberg>
(another of those "what was i missing out on by not having this sooner" moments)
<rqou>
I TOLD YOU TO DO THAT YOU KNOW :P
<azonenberg>
lol well for small pieces like 2x4s a sawzall is fine
<azonenberg>
But you really do not want to try to do a 4-foot-long straight cut with it
<azonenberg>
aaanyway
<azonenberg>
The clk/enable pairs seems like theres probably one bit
<azonenberg>
for clka/ena or clkb/enb
<azonenberg>
for the whole lab
<azonenberg>
kinda like how xilinx has "control sets" where each slice has to use the same clk/en
<rqou>
for now i've fuzzed out global clocks into the tile, without any enable
<rqou>
just to see how that works
<rqou>
whelp, problem
<rqou>
afaict .rcf files cannot constrain which lab line gets used
<rqou>
but i think i know which bit controls which clock line gets used
<rqou>
but i have no idea how enables work
<rqou>
oh btw, azonenberg: random guess: how likely is it that there is an inverter in the path from fabric->global routing?
<rqou>
fabric->global routing lives in an io tile and uses a similar type of mux
<rqou>
there is a bit that seems to correspond to an invert bit, but i can't get it to set
<azonenberg>
very likely there's inversions everywhere
<azonenberg>
seeing as nots are cheaper than buffers in cmos
<azonenberg>
the coolrunner zia to pla, for example, inverts in the row drive buffer
<rqou>
but this is a redundant invert
<rqou>
seeing that all the drivers/sinks also have inverts
<rqou>
i guess this might require hardware testing
bitd has joined ##openfpga
wpwrak has quit [Ping timeout: 264 seconds]
<rqou>
aargh
<rqou>
azonenberg: max v = muxes, muxes everywhere
<azonenberg>
max mux? :p
<rqou>
there's over 1700 muxes
<rqou>
in a 240 lut part
<azonenberg>
Sounds about right
<rqou>
i guess i just never thought about just how much of an fpga is interconnect
<azonenberg>
Lol
<azonenberg>
there's a joke in the fpga world
<azonenberg>
you can have all the luts you want for free
<azonenberg>
But you have to pay for the wires
wpwrak has joined ##openfpga
ondrej2 has joined ##openfpga
* pie_
files that away
<rqou>
hmm, why does it seem like the lab control muxes can only have 12 settings?
<rqou>
not 18 like the lut input?
<daveshah>
That is quite common I think
<rqou>
it's also not the same shape as any other mux i've fuzzed so far
<daveshah>
On the ECP5 the miscellaneous "M" signals have fewer settings than the LUT input muxes
pie_ has quit [Read error: Connection reset by peer]
pie_ has joined ##openfpga
<rqou>
heh, putting everything on a global track is a good way to make signals get out of the way
<pie_>
mooom, youtube is putting weird shit in my suggestions again
keesj has quit [Ping timeout: 264 seconds]
<rqou>
alright, the bitstream is way more clear than the documentation when it comes to these control signals
<rqou>
i have some idea what's happening, so more fuzz tomorrow
Miyu has joined ##openfpga
<rqou>
but basically there are muxes that choose a set of signals (LAB_CONTROL_MUX) and then some more muxes/control bits that actually control the function itself
<pie_>
yay
pie_ has quit [Remote host closed the connection]
pie_ has joined ##openfpga
pie_ has quit [Read error: Connection reset by peer]
keesj has joined ##openfpga
rohitksingh_wor1 has joined ##openfpga
rohitksingh_work has quit [Ping timeout: 260 seconds]
<qu1j0t3>
balrog: Oh, believe me, I know
rohitksingh_wor1 has quit [Read error: Connection reset by peer]
Bike has joined ##openfpga
pie_ has joined ##openfpga
Miyu has quit [Read error: Connection reset by peer]
genii has joined ##openfpga
pie_ has quit [Read error: Connection reset by peer]
pie_ has joined ##openfpga
pie_ has quit [Ping timeout: 240 seconds]
Magnetuz has joined ##openfpga
digshadow has quit [Quit: Leaving.]
digshadow has joined ##openfpga
m_w has quit [Quit: leaving]
m_w has joined ##openfpga
<rqou>
heh i see byuu rediscovering IPS
<rqou>
what a shitty format
pie_ has joined ##openfpga
pie_ has quit [Ping timeout: 256 seconds]
<rqou>
ok, i think i figured out wtf is going on with max v lab signals now after sleeping on it
<rqou>
it's literally what's drawn in the datasheet
<rqou>
all the words just serve to confuse the issue
<rqou>
the only thing is that you have to squint at the diagram because it's drawn poorly
bitd has quit [Quit: Leaving]
bitd has joined ##openfpga
ZipCPU|ztop has quit [Ping timeout: 256 seconds]
<awygle>
Lol
<awygle>
Should have listened to Gloria Estefan
<awygle>
Words get in the way
<daveshah>
There is a table in the ice40 datasheet describing what globals can drive what signal types, and its wrong but the adjacent text is correct
<daveshah>
So it does go both ways
pie_ has joined ##openfpga
pie_ has quit [Ping timeout: 276 seconds]
pie_ has joined ##openfpga
pie_ has quit [Remote host closed the connection]
argh_ has joined ##openfpga
grantsmith has quit [Ping timeout: 256 seconds]
GenTooMan has joined ##openfpga
bitd has quit [Remote host closed the connection]
Magnetuz has quit [Quit: Leaving]
oeuf has joined ##openfpga
egg|zzz|egg has quit [Ping timeout: 276 seconds]
Bike has quit [Ping timeout: 260 seconds]
Bike has joined ##openfpga
futarisIRCcloud has joined ##openfpga
sgstair has quit [Read error: Connection reset by peer]