enriq has quit [Quit: My MacBook has gone to sleep. ZZZzzz…]
awygle_m has joined ##openfpga
digshadow has quit [Ping timeout: 248 seconds]
digshadow has joined ##openfpga
awygle_m has quit [Ping timeout: 276 seconds]
awygle_m has joined ##openfpga
digshadow has quit [Ping timeout: 240 seconds]
m_w has quit [Quit: leaving]
<pointfree> digshadow, balrog: I've been putting the psoc routing information into a semantic web triplestore. I have a python script that generates configurations with sparql queries and then loads them onto the psoc see what works. I think it would be best if I had a working yosys synthesis tool first and I don't think I will by the beginning of next month.
<balrog> pointfree: I see... what digshadow wanted was more RE side though
awygle_m has quit [Ping timeout: 246 seconds]
<pointfree> balrog: yeah, I think it should indeed be a methods talk. Although I do like to have correct results before presenting (that tells me what methods are effective). I'm almost there but not quite. There are some things to be sorted out with the portpin mappings.
<pointfree> I should generalize the sparql query more.
<pointfree> Then I should try inverting the query so I can see what connectivity I may have missed.
<jn__> sparql = "structured place-and-route query language"?
<pointfree> jn__: It's the semantic web query language.
<pointfree> Yes, I'm using the semantic web for logic synthesis.
<balrog> I mean it does make sense for this
<pointfree> It's really flexible. I can write all kinds of odd and interesting queries to exercise different parts of the logic fabric.
<pointfree> Good for irregularly structured data as well (misc hard-ips, etc)
<pointfree> I'm beginning to think something like it may be good to use in an end-user toolchain such as yosys (as opposed to JSON or some tabular format) ... an openfpga ontology.
<balrog> pointfree: that probably does make sense for something a bit higher level than netlist
forrestv has quit [Read error: Connection reset by peer]
enriq has joined ##openfpga
<rqou> wait whitequark your chem lab is indoors with no fume hood?
<whitequark> rqou: not quite, we have a fume *extractor*
<whitequark> see that silver trunk?
<whitequark> that's connected to an inline fan and goes out the building
<rqou> doesn't feel very safe
<whitequark> it's surprisingly effective. obviously not rated for the job but it's so cheap I just replace it when it fails (though it has yet to fail)
<whitequark> well
<whitequark> we also wear respirators during anything that produces fumes, on top of extracting them
<rqou> probably can't distill HF or cyanide safely :P
<whitequark> the extractor is mostly to avoid corroding everything around
<whitequark> not safety per e
<whitequark> *se
<rqou> hmm
<whitequark> it's certainly not how people usually structure their labs, and i see why that would bother folks, but i'm not convinced it's significantly less safe
enriq has quit [Quit: My MacBook has gone to sleep. ZZZzzz…]
<rqou> so how dangerous do you think it would be for me to distill sulfuric acid indoors with a similar fume extractor?
<whitequark> we certainly had processes behave badly many times and no one was injured
<whitequark> this is actually the first time anyone got injured at all, and it's *cough* mostly because printer is pretty bad at chemistry and i wasn't around, i would think
<whitequark> hm
<whitequark> if it blows, you'll have hot sulfuric acid *everywhere*
<whitequark> it's not about fumes
<whitequark> i wouldn't do that frankly
<whitequark> like that's nastier than a bromine spill
<whitequark> actually i'm not sure if it's nastier than a bromine spill
enriq has joined ##openfpga
<whitequark> I'm not sure
<whitequark> that's what, aluminium sheet? or steel?
<rqou> yeah, i don't know, but i noticed that too
<rqou> it's metal
<whitequark> hot sulfuric in large quantities will eat through that pretty quickly i bet
<whitequark> if you cover it with HDPE sheet it will be much better
<whitequark> "I will be working with sulfuric acid to decapsulate chips, and this generates sulfur dioxide gas. "
<whitequark> oh
<whitequark> just use my fume extractor and a respirator
<whitequark> seriously
enriq has quit [Client Quit]
<rqou> i was also about to ask "what about the carpet" but i noticed your lab is also carpet
<rqou> or is it?
<whitequark> no carpet
<whitequark> laminate flooring
<whitequark> carpets are fucking hell
<rqou> yeah, it's 100% carpet here
<whitequark> really we're prob going to rent a building for this purpose from now on
<rqou> heh
<whitequark> because everything's gonna be corroded after this
<rqou> meanwhile i'm going to see if i can (for a year at least) get access to the university lab
<rqou> so i don't have to do anything insanely dangerous just yet :P
enriq has joined ##openfpga
<rqou> btw whitequark: scanlime is at this moment doing yet another investigation of china-grade fake copper wire
<rqou> it's pretty hilarious
<qu1j0t3> oh gawd
<jn__> fake *copper wire*? what the hell is it made of?
<rqou> iron
<jn__> eww
<rqou> plated with copper, of course :P
<qu1j0t3> so pretty much everyone must be ramping up their acceptance testing. this must also be beginning to affect contracts...
enriq has quit [Quit: My MacBook has gone to sleep. ZZZzzz…]
promach_ has joined ##openfpga
promach_ has quit [Quit: Leaving]
digshadow has joined ##openfpga
promach_ has joined ##openfpga
promach_ has quit [Remote host closed the connection]
Hootch has joined ##openfpga
digshadow has quit [Ping timeout: 240 seconds]
eduardo has joined ##openfpga
<eduardo> rqou: if you want to learn something about business and how to run a company and how to get people to do things, you might want to read the following.
<eduardo> I and clifford founded our company just because we do want to have it the way we want to have it.
teepee has quit [Ping timeout: 248 seconds]
teepee has joined ##openfpga
m_t has joined ##openfpga
egg|work|egg has joined ##openfpga
<pie_> rqou, what the shit
<pie_> pointfree, that sounds weird but neat
feuerrot has joined ##openfpga
clifford has joined ##openfpga
enriq has joined ##openfpga
enriq has quit [Ping timeout: 260 seconds]
enriq has joined ##openfpga
gruetzko- is now known as gruetzkopf
enriq has quit [Quit: My MacBook has gone to sleep. ZZZzzz…]
enriq has joined ##openfpga
DocScrutinizer05 has quit [Quit: EEEEEEK]
enriq has quit [Quit: My MacBook has gone to sleep. ZZZzzz…]
wpwrak has quit [Read error: Connection reset by peer]
wpwrak has joined ##openfpga
enriq has joined ##openfpga
DocScrutinizer05 has joined ##openfpga
specing has joined ##openfpga
enriq has quit [Quit: My MacBook has gone to sleep. ZZZzzz…]
enriq has joined ##openfpga
enriq has quit [Client Quit]
enriq has joined ##openfpga
<pie_> dam son. http://imgur.com/gallery/rBrjj time to inspect EVERY BUILDING FOR STRUCTURAL INTEGRITY
<rqou> offtopic: i really don't understand the goals of "emulator people"
<rqou> byuu is trying to clone/fake what is essentially a PUF
<rqou> but nobody wants to do things like write HDL models of chips
<rqou> all the emphasis is on faking software-visible behavior only
<balrog> rqou: is this referenced somewhere?
<balrog> and well, it's because they want software emulation that performs well
<balrog> simulation of HDL does not
<rqou> it's on byuu's twitter
<rqou> byuu is trying to "accurately" simulate uninitialized ram
<balrog> LOL
<rqou> i find this extra disappointing because byuu claims he wants to do "preservation"
<rqou> but everybody does it the "fun" way by emulating software-visible behavior
<balrog> so he's trying to model the behaviour of RAM cells in software
<rqou> and nobody does it the "boring" way by e.g. writing chip layout polygon capture tools
<balrog> as opposed to?
<rqou> no, he doesn't even do that
<balrog> well how do you make it perform well in a software situation?
<balrog> this is a problem with e.g. MAME
<rqou> you write two emulators
<rqou> one that is hardware-accurate, and one that is fast
<balrog> the closest MAME has in this regard btw is probably its discrete netlist subsystem
<balrog> which is kinda nuts but few people within the team know it
<balrog> it's also rather separate from what most people know of as MAME
<balrog> [11:30:13] <rqou>and nobody does it the "boring" way by e.g. writing chip layout polygon capture tools
<balrog> I know of one person within MAME who does that
<balrog> it would be Sarayan
<rqou> the caps0ff "computer vision expert?"
<balrog> nope
<rqou> hmm interesting
<balrog> hang on a bit
<balrog> so far he did 6502 based on visual6502 data (which is in MAME, working), and iirc votrax sc-01
<balrog> and partially did Apple IWM floppy, WD floppy, and mc68k
<balrog> hang on a bit
<balrog> it's all just him though, alone
<balrog> he's also doing things like rewriting MAME's memory subsystem so .... yeah
<balrog> too few people doing too much
<balrog> also that's all *separate* from the discrete netlist subsystem
<pie_> balrog, buuuut you could compile hdl into software?
<balrog> pie_: how well does it perform? :p
<pie_> i have no idea :D
<pie_> write better compilers :D
<pie_> :PPPP
<pie_> jk
<rqou> also, is it just me or is mame's source code organization completely unusable?
<balrog> it's better than it was 2 years ago :|
<balrog> (details please?)
<rqou> among other things, "Sorry, we had to truncate this directory to 1,000 files. 1,104 entries were omitted from the list." is really bad usability
<balrog> well there's just a lot of stuff
<rqou> use subdirs? :P
<balrog> that's a github limitation :(
<balrog> or use cgit: https://git.redump.net/mame
<rqou> gitweb is even worse than github
<balrog> yeah but subdirs based on what?
<rqou> manufacturer?
<balrog> that works until you have bootlegs and different manufacturers sharing hardware and whatnot
<pie_> oh man...im imaging a really old drive...this is gonna take a couple hours
enriq has quit [Quit: My MacBook has gone to sleep. ZZZzzz…]
<balrog> rqou: anyway yeah, how do you solve this software vs hardware emulation problem? :P
<balrog> I've thought about it for a while and don't see any easy solution
<qu1j0t3> pie_: otoh, older = smaller so
m_w has joined ##openfpga
<pie_> balrog, simulating a relatively small digital logic chip cant be that bad?
<balrog> pie_: yeah, MAME already does it for some audio simulations
<pie_> then again i guess thats some massive parallelism you have to deal with
<balrog> rqou: ^
shiyer has quit [Ping timeout: 246 seconds]
<pie_> and id guess you could compile a lot of substructures to efficient software implementations
<pie_> do an llvm-mame kekeke
<balrog> there's been discussion on that
<balrog> (MAME already has a retargetable dynamic recompilation backend...)
enriq has joined ##openfpga
<qu1j0t3> balrog: well, that's meant for general purpose cpu code. i suspect the simulation scenario would be quite different
<balrog> right now it uses a lot of C++ trickery to parallelize numerical linear equation solving :P
<balrog> but that doesn't scale up
<qu1j0t3> what about gpu?
<rqou> yeah, i've been thinking about how to "solve" this problem
<rqou> but too many yaks to shave, so it's very low priority
* qu1j0t3 nods
<qu1j0t3> sounds quite interesting but I also farm yaks in large numbers
digshadow has joined ##openfpga
m_t has quit [Quit: Leaving]
digshadow has quit [Client Quit]
digshadow has joined ##openfpga
<oeuf> balrog: numerics?
oeuf is now known as egg|egg
<rqou> as far as i understand it, it's solving circuits
<rqou> (to emulate audio)
digshadow has quit [Read error: Connection reset by peer]
Horacebert has joined ##openfpga
ZipCPU has quit [Ping timeout: 264 seconds]
ZipCPU has joined ##openfpga
digshadow has joined ##openfpga
enriq has quit [Quit: My MacBook has gone to sleep. ZZZzzz…]
test123456 has joined ##openfpga
<balrog> rqou: basically yeah
<rqou> in general though i feel software hacks in mame are a bit too common and schematics/HDL/netlists are a bit too rare
<balrog> rqou: that generally is the case
<balrog> imo software hacks should go away
<rqou> yeah, "code as documentation" doesn't work super well if the code looks nothing like how the hardware works
specing has quit [Ping timeout: 248 seconds]
specing has joined ##openfpga
Hootch has quit [Quit: Leaving]
Horacebert has quit [Quit: Leaving]
test123456 has quit [Quit: Leaving]
pie_ has quit [Remote host closed the connection]
pie_ has joined ##openfpga
pie__ has joined ##openfpga
pie__ has quit [Remote host closed the connection]
teepee has quit [Ping timeout: 252 seconds]
teepee has joined ##openfpga
eduardo_ has joined ##openfpga
eduardo has quit [Ping timeout: 240 seconds]
pie__ has joined ##openfpga
enriq has joined ##openfpga
pie_ has quit [Remote host closed the connection]
enriq has quit [Client Quit]
enriq has joined ##openfpga
ZipCPU|Laptop has joined ##openfpga
pie_ has joined ##openfpga
pie__ has quit [Read error: Connection reset by peer]
specing has quit [Ping timeout: 248 seconds]
pie_ has quit [Read error: Connection reset by peer]
pie_ has joined ##openfpga