##openfpga on 2017-08-21 — irc logs at freenode.irclog.whitequark.org

00:03 specing has quit [Read error: Connection reset by peer]

01:26 DingoSaar has quit [Remote host closed the connection]

01:27 DingoSaar has joined ##openfpga

01:29 DingoSaar has quit [Remote host closed the connection]

01:29 DingoSaar has joined ##openfpga

01:37 DingoSaar has quit [Remote host closed the connection]

01:38 DingoSaar has joined ##openfpga

01:54 Zorix has quit [Ping timeout: 246 seconds]

02:07 Zorix has joined ##openfpga

02:40 DingoSaar has quit [Remote host closed the connection]

02:43 DingoSaar has joined ##openfpga

02:44 DingoSaar has quit [Remote host closed the connection]

02:45 DingoSaar has joined ##openfpga

03:22 azonenberg_work has quit [Ping timeout: 240 seconds]

03:24 DingoSaar has quit [Remote host closed the connection]

03:24 DingoSaar has joined ##openfpga

03:25 DingoSaar has quit [Client Quit]

04:10 digshadow has joined ##openfpga

04:52 <openfpga-github> [yosys] azonenberg pushed 11 new commits to master: https://git.io/v5fXE

04:52 <openfpga-github> yosys/master 92e4b5a Clifford Wolf: Add writeback mode to "sim" command

04:52 <openfpga-github> yosys/master 7b4f3f8 Clifford Wolf: Improve "sim" command

04:52 <openfpga-github> yosys/master 75046aa Clifford Wolf: Add "sim" command skeleton

05:03 <openfpga-github> [yosys] azonenberg deleted gpak-counters at e6eaf48: https://git.io/v5fXy

05:05 <rqou> what

05:06 <rqou> azonenberg are you back already?

05:14 <azonenberg> rqou: home for a day resupplying

05:14 <azonenberg> back out at 0700 tomorrow

05:15 <azonenberg> i see clifford merged my PR with the counter fixes, but not the extraction stuff

05:15 <rqou> yeah

05:15 <azonenberg> i still have to make PRs for the TFF etc extraction

05:15 <rqou> anyways, didn't want to have to pack a week and a half worth of rations? :P

05:15 <azonenberg> but i don't want to overload him too much

05:15 <azonenberg> oh, i could do it no problem - but my parents and brothers don't want to eat MREs and freeze dried stuff

05:15 <azonenberg> They want fresh stuff

05:15 <rqou> oh yeah, we still need to bikeshed about whether TFFs should be added to the yosys core

05:15 <azonenberg> we have a massive cooler that fills the back of a minivan

05:16 <rqou> (bikeshed with clifford)

05:16 <azonenberg> a huge amount of dry food, etc

05:16 <azonenberg> and i think short term, have TFFs be like shregs

05:16 <rqou> well, we already have that

05:16 <azonenberg> magic cells that can be extracted but only are used as intermediates before techmapping or further high level synth passes

05:16 <rqou> you can run recover_tff in a synthesis pass too :P

05:16 <azonenberg> Yes, keep it like that for the short term when he merges our initial PR

05:16 <rqou> before running abc -sop

05:17 <azonenberg> Yes, i intend to do that in the coolrunner synthesis flow

05:17 <azonenberg> Since it seems like an efficient way to do counters

05:17 <rqou> oooh offtopic but another thing i just remembered

05:17 <rqou> yosys can't infer coolrunner-ii latches

05:17 <azonenberg> why?

05:17 <rqou> er, can't infer latches with set and reset

05:17 <azonenberg> other than bad handling of latches in general

05:17 <azonenberg> :p

05:17 <rqou> because the priority is different

05:17 <azonenberg> ah yeah

05:18 <azonenberg> well simultaneous s/r is rare enough that we can just rwquire primitive instantiation for that

05:18 <azonenberg> require*

05:19 <rqou> i mean, the naive way "works" but is less efficient

05:19 <openfpga-github> [openfpga] rqou opened issue #110: TODO: What should we do about inferring Coolrunner-II latches? https://git.io/v5f18

05:21 <rqou> also offtopic: the gsoc person sent clifford a monster PR for icestorm and clifford wasn't too happy :P

05:21 <azonenberg> lol

05:22 <rqou> i also wasn't happy because he managed to use err.h again

05:23 <rqou> at least he's fixing error handling which is nice

05:26 <openfpga-github> [openfpga] azonenberg opened issue #111: Add sim model for GP_SPI https://git.io/v5f1K

05:28 <openfpga-github> [openfpga] azonenberg opened issue #112: Add sim support for GP_EDGEDET in cells_sim_ams https://git.io/v5f1P

05:28 <openfpga-github> [openfpga] azonenberg opened issue #113: Add sim support for GP_*OSC output dividers https://git.io/v5f11

06:02 coino_ has quit [Ping timeout: 240 seconds]

06:37 digshadow has quit [Ping timeout: 240 seconds]

06:50 Hootch has joined ##openfpga

07:13 <pie_> lol what is even version control

07:13 <pie_> i mean i kinda just assumed monster pr meant really big commit

07:15 <rqou> nah, it's just github's specific workflow

07:32 <plaes> well, one can cherry-pick specific patches, do interactive rebasing etc.. with git

07:33 <rqou> right, and i do that

07:33 <rqou> but that tends to interact poorly with the github web ui

07:47 teepee has quit [Ping timeout: 248 seconds]

07:51 teepee has joined ##openfpga

07:58 teepee has quit [Ping timeout: 255 seconds]

07:59 teepee has joined ##openfpga

08:25 dohzer has joined ##openfpga

10:38 specing has joined ##openfpga

10:50 m_t has joined ##openfpga

12:15 teepee has quit [Ping timeout: 245 seconds]

12:18 teepee has joined ##openfpga

12:48 X-Scale has joined ##openfpga

14:02 dohzer has quit [Remote host closed the connection]

14:07 <azonenberg> yeah i do that all command line

14:07 <azonenberg> in fact that's basically what i'm doing to generate all of these PRs i'm sending clifford

14:07 <azonenberg> make a feature branch ex post facto, then cherry-pick commits into it

14:07 <azonenberg> then send a PR for that branch

15:01 pie_ has quit [Ping timeout: 248 seconds]

15:18 coino_ has joined ##openfpga

15:35 specing has quit [Ping timeout: 240 seconds]

15:37 pie_ has joined ##openfpga

15:41 specing has joined ##openfpga

15:50 amclain has joined ##openfpga

16:02 pie_ has quit [Read error: Connection reset by peer]

16:03 pie_ has joined ##openfpga

16:05 amclain has quit [Ping timeout: 240 seconds]

16:12 awygle has quit [Ping timeout: 260 seconds]

16:27 amclain has joined ##openfpga

16:37 amclain has quit [Ping timeout: 240 seconds]

17:05 <openfpga-github> [openfpga] rqou opened issue #114: TFF extraction https://git.io/v5Jdm

17:36 digshadow has joined ##openfpga

17:49 digshadow has quit [Ping timeout: 246 seconds]

17:55 digshadow has joined ##openfpga

18:01 digshadow has quit [Ping timeout: 246 seconds]

18:01 Hootch has quit [Quit: Leaving]

18:03 digshadow has joined ##openfpga

18:13 digshadow has quit [Ping timeout: 255 seconds]

18:13 test123456 has joined ##openfpga

18:15 enriq has joined ##openfpga

18:36 eduardo__ has joined ##openfpga

18:39 eduardo_ has quit [Ping timeout: 240 seconds]

18:45 pie_ has quit [Ping timeout: 248 seconds]

18:55 coino_ has quit [Ping timeout: 255 seconds]

19:02 pie_ has joined ##openfpga

19:25 coino_ has joined ##openfpga

19:29 coino has joined ##openfpga

19:31 test123456 has quit [Remote host closed the connection]

19:32 coino_ has quit [Ping timeout: 255 seconds]

19:47 coino_ has joined ##openfpga

19:50 coino has quit [Ping timeout: 240 seconds]

19:52 enriq has quit [Quit: My MacBook has gone to sleep. ZZZzzz…]

19:59 coino has joined ##openfpga

20:00 coino_ has quit [Ping timeout: 248 seconds]

20:03 enriq has joined ##openfpga

20:10 digshadow has joined ##openfpga

20:13 enriq has quit [Quit: My MacBook has gone to sleep. ZZZzzz…]

20:14 enriq has joined ##openfpga

20:33 enriq has quit [Quit: My MacBook has gone to sleep. ZZZzzz…]

20:40 m_t has quit [Quit: Leaving]

20:40 coino_ has joined ##openfpga

20:43 coino has quit [Ping timeout: 240 seconds]

20:54 coino_ has quit [Ping timeout: 246 seconds]

22:43 coino has joined ##openfpga

22:50 ZipCPU|Laptop has joined ##openfpga

23:00 X-Scale has quit [Ping timeout: 246 seconds]

23:07 enriq has joined ##openfpga

23:30 enriq has quit [Quit: My MacBook has gone to sleep. ZZZzzz…]

23:31 enriq has joined ##openfpga

23:59 m_w has joined ##openfpga

23:59 enriq has quit [Quit: My MacBook has gone to sleep. ZZZzzz…]