Guest45611 has joined ##openfpga
Guest45611 has quit [Quit: ...]
pie_ has quit [Quit: Leaving]
azonenberg_work has joined ##openfpga
promach has joined ##openfpga
<rqou> i wish someone would write an "introduction to modern 3d rendering for systems programmers"
<rqou> e.g. i don't need you to explain to me how to do matrices, file i/o, caching, etc.
<rqou> i also (vaguely) know how the GPU vector processors work
<rqou> i also don't need a "here is a single triangle" demo
<rqou> but I do need an explanation of stuff like "what goes on when I want to transfer data to the GPU"
<rqou> and "here is how the GPU/CPU synchronize"
digshadow has quit [Quit: Leaving.]
digshadow has joined ##openfpga
promach has quit [Ping timeout: 256 seconds]
DocScrutinizer06 has joined ##openfpga
DocScrutinizer05 has quit [Disconnected by services]
DocScrutinizer06 is now known as DocScrutinizer05
<rqou> woot all sequential statements seem to parse. that was (relatively) easy
<rqou> everything other than the "name" mess is decorated with so many keywords that the parser doesn't seem to have much difficulty
nurelin has quit [Read error: Connection reset by peer]
<rqou> i wonder if vhdl "access types" (pointers for "sane" programmers :P ) are synthesizable?
<rqou> i can imagine some restricted situations where you can actually do that
promach has joined ##openfpga
Bike has quit [Quit: gone]
azonenberg_work has quit [Ping timeout: 256 seconds]
qu1j0t3 has quit [Ping timeout: 258 seconds]
azonenberg has quit [Ping timeout: 256 seconds]
openfpga-bb has quit [Ping timeout: 260 seconds]
openfpga-bb has joined ##openfpga
azonenberg has joined ##openfpga
qu1j0t3 has joined ##openfpga
Hootch has joined ##openfpga
nurelin has joined ##openfpga
<rqou> TIL you can scope a subprogram to a process in VHDL
<rqou> all the <foo>_declarative_item rules are a nice mess of mutual recursion
<rqou> (probably not ambiguous though)
indy_ is now known as indy
nurelin has quit [Read error: Connection reset by peer]
nurelin has joined ##openfpga
Hootch has quit [Quit: Leaving]
Hootch has joined ##openfpga
egg|zzz|egg has joined ##openfpga
promach has quit [Ping timeout: 258 seconds]
m_w has joined ##openfpga
promach has joined ##openfpga
Bike has joined ##openfpga
amclain has joined ##openfpga
X-Scale has quit [Ping timeout: 240 seconds]
digshadow has quit [Quit: Leaving.]
azonenberg_work has joined ##openfpga
X-Scale has joined ##openfpga
promach has quit [Ping timeout: 258 seconds]
<azonenberg_work> Lol after i tweeted about my BER tester / sampling scope project
<azonenberg_work> Rohde & Schwarz followed me
<azonenberg_work> Wonder if they have a bot to follow people tweeting about scopes?
digshadow has joined ##openfpga
gk-- has joined ##openfpga
gk-- has left ##openfpga [##openfpga]
pie_ has joined ##openfpga
carl0s has joined ##openfpga
<azonenberg_work> cyrozap: how long till we have a toolchain for it?
<azonenberg_work> :p
<pointfree> carl0s: Wow big news. Is there a devkit? Are there TRM's for it yet?
<balrog> "Full production is expected early in the fourth quarter of 2017"
<carl0s> at the end of this page is the devkit http://www.cypress.com/event/psoc-6-purpose-built-iots
<balrog> there's just the brochure so far
<balrog> Interesting, one of the variants will have "Functional Safety and Class B Safety Certi cations"
<carl0s> it seems to have only 12UDBs, but i can't find if those are the same arch than the psoc4 UDBs
<balrog> it seems like it will have more hard logic blocks
<pointfree> carl0s: where did you read that?
<carl0s> there's a video on the second link i sent
<carl0s> i'm looking for the TRM, but can't find it yet
<balrog> carl0s: there isn't one yet
<balrog> or a complete datasheet
<carl0s> yeh, have to wait then, meanwhile think on a project for it :)
<pointfree> UDB's are great, but I suppose fewer UDB's and more hard-ip means more product differentiation for Cypress.
carl0s has quit [Quit: Leaving]
<pointfree> Although the PSoC 6 does have a lot of interesting new hard-ip's such as hardware crypto, wifi, ble... and a lot of space allotted to routing fabric.
carl0s has joined ##openfpga
<pointfree> I'd be interested to know how the PSoC6 analog measures up to the PSoC5LP analog.
carl0s has quit [Read error: Connection reset by peer]
carl0s has joined ##openfpga
<azonenberg_work> weird machine?
<whitequark> azonenberg_work: not really
<whitequark> well
<whitequark> in general, any type system with typeclasses is turing-complete
<whitequark> azonenberg_work: to put it another way, having turing-completeness at compile-time is usually done because it is useful and with an understanding of what you're doing, rather than by accident
<azonenberg_work> Yeah i just thought it was interesting
<azonenberg_work> i mean C++ templates are turing complete too
<whitequark> it's the same for C++ or Haskell or OCaml
<whitequark> in C++ you can just do computations with constexpr
<whitequark> in Rust you should soon be able to do the same
<whitequark> no need for type system hacks
<whitequark> in C the preprocessor can perform arbitrary computations :)
<azonenberg_work> yeah
<azonenberg_work> i saw an IOCCC prgoram once
<azonenberg_work> that computed the primes up to... 1024, i think?
<azonenberg_work> with the c preprocessor
<whitequark> you're limited by the amount of unique tokens in the source
<whitequark> but that's not fundamentally different than the artificial recursion depth limit in rust or c++
<azonenberg_work> apparently the guy had to write his own preprocessor to actually test it
<whitequark> (rustc also has a few natural recursion depth limits, i.e. crashes :P)
<azonenberg_work> b/c GCC and most other common compilers would run out of stack space before fully evaluating the code
jeandet has joined ##openfpga
<azonenberg_work> :p
<lain> I once saw someone write a tesselation algorithm in C++ templates
<lain> for demoscene magick
carl0s has quit [Read error: Connection reset by peer]
pie_ has quit [Quit: Leaving]
pie_ has joined ##openfpga
jeandet has quit [Ping timeout: 256 seconds]
<rqou> offtopic: apparently the congressional budget office has evaluated GOPcare
<rqou> <insert "dis gon be good" meme here>
jn__ has quit [Ping timeout: 264 seconds]
jn__ has joined ##openfpga
azonenberg_work has quit [Ping timeout: 260 seconds]
pie_ has quit [Ping timeout: 246 seconds]
digshadow has quit [Quit: Leaving.]
digshadow has joined ##openfpga
digshadow has quit [Quit: Leaving.]