sb0 changed the topic of #m-labs to: ARTIQ, Migen, MiSoC, Mixxeo & other M-Labs projects :: fka #milkymist :: Logs http://irclog.whitequark.org/m-labs
X-Scale has joined #m-labs
sb0 has quit [Quit: Leaving]
X-Scale has quit [Ping timeout: 240 seconds]
rohitksingh_work has joined #m-labs
<whitequark> edef: that link 500's
<whitequark> sb0: we've discussed smoltcp already. which other things?
<whitequark> and no, I did not look into TCP slowness with Windows at all
<GitHub177> [artiq] whitequark commented on issue #865: These log messages mean that the runtime is processing packets slower than they arrive, sometimes by quite large chunks. This most likely means that the runtime was busy doing something else. https://github.com/m-labs/artiq/issues/865#issuecomment-350169048
<GitHub152> [artiq] whitequark commented on issue #849: How much BRAM do you have there and what do you intend to fit into it? https://github.com/m-labs/artiq/issues/849#issuecomment-350169516
<GitHub54> [smoltcp] whitequark commented on issue #91: But in principle, we could just add an `Icmpv4Repr::Unknown(&[u8])`, I'll be fine with that. https://github.com/m-labs/smoltcp/pull/91#issuecomment-350170750
<GitHub114> [smoltcp] whitequark commented on pull request #89 12743c1: "version 4" https://github.com/m-labs/smoltcp/pull/89#discussion_r155708970
<GitHub37> [smoltcp] whitequark commented on pull request #89 12743c1: This shouldn't be a module-level macro, you can define macros within functions (and they get access to variables inside functions, too). https://github.com/m-labs/smoltcp/pull/89#discussion_r155707844
<GitHub63> [smoltcp] whitequark commented on pull request #89 12743c1: Let's rename the function to `hop_limit` (since that's what it *in practice* always did for IPv4 anyway), and explain it in the comment. This should probably go in a separate commit than the rest of the changes. https://github.com/m-labs/smoltcp/pull/89#discussion_r155707912
<GitHub112> [smoltcp] whitequark commented on pull request #89 12743c1: I'd prefer if you used the field explicitly in `check_len`, because otherwise it is not obvious that `check_len` doesn't contain an out-of-bounds access. https://github.com/m-labs/smoltcp/pull/89#discussion_r155708462
<GitHub8> [smoltcp] whitequark commented on pull request #89 12743c1: I'd just go with a `VER_TC_FLOW = `, seems like the bit manipulation is less confusing that way. https://github.com/m-labs/smoltcp/pull/89#discussion_r155708719
<travis-ci> m-labs/smoltcp#463 (master - 30012cc : whitequark): The build passed.
sb0 has joined #m-labs
FabM has joined #m-labs
<GitHub188> [artiq] sbourdeauducq commented on issue #849: Not much, it's a XC7A15T. Just satman (drive si5324, process drtio aux packets), no smoltcp or anything particularly big or complex. https://github.com/m-labs/artiq/issues/849#issuecomment-350196194
<GitHub134> [artiq] sbourdeauducq commented on issue #849: Not much, it's a XC7A15T. Just satman (drive si5324, process drtio aux packets), no smoltcp or anything particularly big or complex.... https://github.com/m-labs/artiq/issues/849#issuecomment-350196194
<GitHub51> [artiq] whitequark pushed 2 new commits to master: https://github.com/m-labs/artiq/compare/d6f62c56977d...3cf5cef16866
<GitHub51> artiq/master 9e8bb1d whitequark: runtime: update smoltcp.
<GitHub51> artiq/master 3cf5cef whitequark: artiq_pcap: still grab the file if the command fails.
<sb0> whitequark, rust compiler stuff
<sb0> you mentioned it last time. just go through the various dependencies and look at what is not a release...
sb0 has quit [Quit: Leaving]
<whitequark> ah. but libcompiler_builtins is tied to the compiler nightly.
<whitequark> and or1k support is broken in upstream libfringe, and I don't know why because someone else rewrote all my code and I no longer know how it works *shrug*
<whitequark> this is why git dependencies are convenient, you always know exactly what you get...
<bb-m-labs> build #944 of artiq-board is complete: Success [build successful] Build details are at http://buildbot.m-labs.hk/builders/artiq-board/builds/944
mumptai has joined #m-labs
<bb-m-labs> build #616 of artiq-win64-test is complete: Warnings [warnings python_coverage] Build details are at http://buildbot.m-labs.hk/builders/artiq-win64-test/builds/616 blamelist: whitequark <whitequark@whitequark.org>
<bb-m-labs> build #1828 of artiq is complete: Success [build successful] Build details are at http://buildbot.m-labs.hk/builders/artiq/builds/1828
rohitksingh_wor1 has joined #m-labs
rohitksingh_work has quit [Ping timeout: 248 seconds]
sb0 has joined #m-labs
* sb0 is at http://aptqs.com/
rohitksingh_wor1 has quit [Read error: Connection reset by peer]
FabM has quit [Quit: ChatZilla 0.9.93 [Firefox 52.5.0/20171114221957]]
rohitksingh has joined #m-labs
FabM has joined #m-labs
mumptai has quit [Quit: Verlassend]
sb0 has quit [Ping timeout: 240 seconds]
<GitHub81> [misoc] enjoy-digital pushed 2 new commits to master: https://github.com/m-labs/misoc/compare/9791213fcc44...a4a7e2122032
<GitHub81> misoc/master f4db8c4 Florent Kermarrec: sdram_phy/kusddrphy: use initial delay value on dqs instead of shifted sys4x clock
<GitHub81> misoc/master a4a7e21 Florent Kermarrec: sayma_amc: remove sys4x_dqs clock (no longer used)
<bb-m-labs> build #292 of misoc is complete: Success [build successful] Build details are at http://buildbot.m-labs.hk/builders/misoc/builds/292
FabM has quit [Quit: ChatZilla 0.9.93 [Firefox 52.5.0/20171114221957]]
<edef> whitequark: and, I'd like to fix or1k support in libfringe but I'm not sure how to get myself an or1k dev env
X-Scale has joined #m-labs
<GitHub198> [artiq] gkasprow commented on issue #854: OK, I have a design that implements some Ethernet core that sends requests once a few seconds. I see them using WireShark. There is a chipscope instance connected to GMII output, before GMII - RGMII converter. On the Rx side I use RGMII-GMII logic and chipscope connected to it.... https://github.com/m-labs/artiq/issues/854#issuecomment-350319658
<GitHub16> [artiq] gkasprow commented on issue #854: OK, I have a design that implements some Ethernet core that sends requests once a few seconds. I see them using WireShark. There is a chipscope instance connected to GMII output, before GMII - RGMII converter. On the Rx side I use RGMII-GMII logic and chipscope connected to it.... https://github.com/m-labs/artiq/issues/854#issuecomment-350319658
<GitHub3> [artiq] gkasprow commented on issue #854: OK, I have a design that implements some Ethernet core that sends requests once a few seconds. I see them using WireShark. There is a chipscope instance connected to GMII output, before GMII - RGMII converter. On the Rx side I use RGMII-GMII logic and chipscope connected to it.... https://github.com/m-labs/artiq/issues/854#issuecomment-350319658
<GitHub156> [artiq] gkasprow commented on issue #854: It simply works in my case. Im preparing a design for mlabs to precisely... https://github.com/m-labs/artiq/issues/854#issuecomment-350114454
rohitksingh has quit [Quit: Leaving.]
ChanServ has quit [shutting down]
ChanServ has joined #m-labs
<whitequark> edef: gross, but if it works for you...
X-Scale has quit [Ping timeout: 255 seconds]
<GitHub161> [artiq] whitequark commented on issue #865: Of course. https://github.com/m-labs/artiq/issues/865#issuecomment-350402385