<
kristianpaul>
i guess i should be carefull when soldering this m1's tp.. and add silicone to avoid disasters later ;)
<
kristianpaul>
hum or better hack the usd to sd connector..
<
wpwrak>
use the extension header ?
<
kristianpaul>
i was, i mean i still
<
kristianpaul>
but i need a gclk ping from fpga
<
wpwrak>
and you can't send this there ?
<
kristianpaul>
xilinx ise gets stuck with some P&R using a non gclkc pin
<
kristianpaul>
it is for the m1 soc
<
kristianpaul>
i'll use the gps receivr clock to feed the whole soc :-)
<
kristianpaul>
yeah i'm not going to deal with fifos and two clock domains for now
<
wpwrak>
... because you found a far more brutal approach ;-))
<
kristianpaul>
brutal? single clock is simpler tought
<
kristianpaul>
the gclk thing well, i take it from either the memcard T19 or an adapter as i said
<
wpwrak>
hmm. will the M1 run at the same speed ? if not, you may have trouble communicating with it afterwards
<
kristianpaul>
ubb dont fit very well, i already tried
<
kristianpaul>
yes sure
<
wpwrak>
naw, ubb needs an open holder
<
kristianpaul>
16.384Mhz  / 128 * 635
<
kristianpaul>
well thats with a  PLL the DCM .. i need read more :)
<
kristianpaul>
comunication will be only done trought uart for now, and this is parametric from what can i do understand in the core
<
kristianpaul>
parameter default_divisor = clk_freq/baud/16;