<cyrozap> Hey, pointfree, I know you have that visualization of the routing matrix, but have you figured out the register mappings yet? If so, I'd like to add the routing stuff to my bitstream parsing tool.
digshadow has quit [Quit: Leaving.]
amclain has quit [Quit: Leaving]
Zarutian has quit [Quit: Zarutian]
<pointfree> cyrozap: You can watch me manually replace o's with register (byte) numbers and bit numbers live right here if you refresh every few minutes: http://odroid.0xffffffff.in/~deploy/psoc-switching/HV-bits-and-regs.txt ...I'm saving to that file from my acme text editor to my odroid server over sshfs.
<jn__> acme as in plan9?
<pointfree> Yes
<cyrozap> pointfree: Oh, neat!
<pointfree> cyrozap: HVB register'bit mappings are now all done. Labeling HVA right now...
<cyrozap> pointfree: What's the address base for those register numbers?
<pointfree> cyrozap: Each UDB is associated with an HV_L and an HV_R. Here's a register map: http://odroid.0xffffffff.in/~deploy/psoc-switching/psoc5lp-registers.txt (search for HV). The DSI's handle routing for the outer two UDB rows. HV_L's and HV_R's are identical as far as I can tell.
<pointfree> UDB B's and UDB A's follow a checker pattern across the UDB array starting with B's in the top-left corner. UDB B's use HVB's and UDB A's use HVA's
<pointfree> cyrozap: You may have noticed you can count the HV registers in pretty much the same way you count the HS registers -- vertically. https://cdn.rawgit.com/wiki/azonenberg/openfpga/images/hs-regs.svg
<pointfree> Well, the HS's have 6 columns of bits while the HV's have 4 ...but similar idea.
<pointfree> The staggering of wires in the HV switching ascii diagram confused me at first until I started counting the bits and registers in the same way as in the HS.
<pointfree> As for the HC, it's just the same 24-by-16 tile flipped and mirrored 32 times per HC.
<pointfree> I should get around to writing down how each HC subtile is flipped and mirrored.
<pointfree> The HS, HV, and HC are each 4 subtiles high.
<pointfree> note to self: Add HS, VS, and PI tiles to http://odroid.0xffffffff.in/~deploy/psoc-switching/switching.html
Marex has quit [Ping timeout: 260 seconds]
Marex has joined ##openfpga
<pointfree> cyrozap: Here's the mappings from the HC into the UDB's of any given UDB pair: http://odroid.0xffffffff.in/~deploy/psoc-switching/hc-to-udbs-mapping.txt That mapping is for the top left corner, but it's the same for all pairs.
<pointfree> v0 through v127 being the vertical wires out of the UDB into the HC (for outputs) or into the PI tiles then the UDB (for inputs).
<pointfree> DSI[0..15]_HC to ports and peripherals mappings are more heterogenous and I don't have all of those right now.
DocScrutinizer05 has quit [Disconnected by services]
DocScrutinizer06 has joined ##openfpga
DocScrutinizer06 is now known as DocScrutinizer05
m_w has quit [Quit: leaving]
azonenberg_work has quit [Ping timeout: 240 seconds]
pie_ has joined ##openfpga
mifune has joined ##openfpga
digshadow has joined ##openfpga
m_t has joined ##openfpga
pie_ has quit [Ping timeout: 252 seconds]
Bike has quit [Quit: leaving]
m_t has quit [Quit: Leaving]
Hootch has joined ##openfpga
mifune has quit [Ping timeout: 255 seconds]
digshadow1 has joined ##openfpga
pie_ has joined ##openfpga
digshadow has quit [Ping timeout: 240 seconds]
mifune has joined ##openfpga
pie_ has quit [Ping timeout: 260 seconds]
pie_ has joined ##openfpga
mifune has quit [Ping timeout: 240 seconds]
scrts has quit [Ping timeout: 268 seconds]
azonenberg has quit [Ping timeout: 255 seconds]
scrts has joined ##openfpga
mifune has joined ##openfpga
pie_ has quit [Ping timeout: 240 seconds]
azonenberg has joined ##openfpga
promach has quit [Read error: Connection reset by peer]
promach has joined ##openfpga
promach has quit [Remote host closed the connection]
promach has joined ##openfpga
scrts has quit [Ping timeout: 268 seconds]
scrts has joined ##openfpga
pie_ has joined ##openfpga
talsit has joined ##openfpga
pie_ has quit [Changing host]
pie_ has joined ##openfpga
Marex has quit [Ping timeout: 260 seconds]
Marex has joined ##openfpga
scrts has quit [Ping timeout: 240 seconds]
scrts has joined ##openfpga
scrts has quit [Ping timeout: 260 seconds]
scrts has joined ##openfpga
pie_ has quit [Ping timeout: 245 seconds]
digshadow1 has quit [Quit: Leaving.]
scrts has quit [Ping timeout: 245 seconds]
Zarutian has joined ##openfpga
scrts has joined ##openfpga
m_t has joined ##openfpga
m_w has joined ##openfpga
scrts has quit [Ping timeout: 255 seconds]
scrts has joined ##openfpga
Bike has joined ##openfpga
wpwrak has quit [Read error: Connection reset by peer]
wpwrak has joined ##openfpga
scrts has quit [Ping timeout: 258 seconds]
scrts has joined ##openfpga
amclain has joined ##openfpga
scrts has quit [Ping timeout: 240 seconds]
scrts has joined ##openfpga
Zarutian has quit [Quit: Zarutian]
laintoo has quit [Ping timeout: 240 seconds]
g0d355__ has quit [Max SendQ exceeded]
Zarutian has joined ##openfpga
scrts has quit [Ping timeout: 240 seconds]
scrts has joined ##openfpga
pie_ has joined ##openfpga
laintoo has joined ##openfpga
zino has joined ##openfpga
mifune has quit [Ping timeout: 260 seconds]
Marex has quit [Ping timeout: 240 seconds]
mifune has joined ##openfpga
Marex has joined ##openfpga
laintoo has quit [Ping timeout: 240 seconds]
laintoo has joined ##openfpga
m_t has quit [Quit: Leaving]
Hootch has quit [Quit: Leaving]
scrts has quit [Ping timeout: 258 seconds]
scrts has joined ##openfpga
laintoo has quit [Ping timeout: 240 seconds]
laintoo has joined ##openfpga
azonenberg_work has joined ##openfpga
mifune has quit [Ping timeout: 255 seconds]
scrts has quit [Ping timeout: 260 seconds]
scrts has joined ##openfpga
pie_ has quit [Ping timeout: 240 seconds]
azonenberg_work has quit [Ping timeout: 240 seconds]
Zarutian has quit [Quit: Zarutian]