sb0 changed the topic of #m-labs to: ARTIQ, Migen, MiSoC, Mixxeo & other M-Labs projects :: fka #milkymist :: Logs http://irclog.whitequark.org/m-labs
stekern has quit [Ping timeout: 255 seconds]
stekern has joined #m-labs
klickverbot has quit [Ping timeout: 255 seconds]
<sb0> rqou, yes
<sb0> email me with the dates
stekern has quit [Ping timeout: 268 seconds]
stekern has joined #m-labs
stekern has quit [Ping timeout: 240 seconds]
stekern has joined #m-labs
rohitksingh_work has joined #m-labs
<GitHub182> [smoltcp] whitequark pushed 4 new commits to master: https://git.io/vQUxO
<GitHub182> smoltcp/master ed08b74 Egor Karavaev: Add `RawSocket`.
<GitHub182> smoltcp/master 42ca732 Egor Karavaev: `IpRepr::lower` replaces unspecified src_addr in Ipv4Repr as well.
<GitHub182> smoltcp/master 4418816 Egor Karavaev: Factor out the `RingBuffer` container.
<GitHub44> [smoltcp] whitequark closed pull request #18: Add raw sockets (master...raw_sockets) https://git.io/vHpob
<travis-ci> m-labs/smoltcp#117 (master - 78b717c : Egor Karavaev): The build passed.
<GitHub121> [smoltcp] whitequark pushed 1 new commit to master: https://git.io/vQUxR
<GitHub121> smoltcp/master ba1f0a7 whitequark: Actually export socket::SocketSetItem publicly....
<travis-ci> m-labs/smoltcp#118 (master - ba1f0a7 : whitequark): The build passed.
<GitHub110> [smoltcp] whitequark pushed 1 new commit to master: https://git.io/vQUxj
<GitHub110> smoltcp/master 818fa7d whitequark: Unbreak parsing of ICMP unreachable messages....
<travis-ci> m-labs/smoltcp#119 (master - 818fa7d : whitequark): The build passed.
kyak_ is now known as kyak
stekern has quit [Ping timeout: 255 seconds]
stekern has joined #m-labs
rohitksingh_work has quit [Read error: Connection reset by peer]
rohitksingh_work has joined #m-labs
<GitHub102> [artiq] sbourdeauducq pushed 5 new commits to master: https://github.com/m-labs/artiq/compare/c399bec8da7a...64ce85445c34
<GitHub102> artiq/master 66dee9d Sebastien Bourdeauducq: drtio: send/process I2C and SPI aux packets (#740)
<GitHub102> artiq/master f58f16c Sebastien Bourdeauducq: drtioaux: add default timeout
<GitHub102> artiq/master 7675dd0 Sebastien Bourdeauducq: drtioaux: add I2C and SPI packets (#740)
<GitHub153> [artiq] sbourdeauducq opened issue #758: run JESD204 PRBS and STAPL tests on firmware startup https://github.com/m-labs/artiq/issues/758
<bb-m-labs> build #635 of artiq-board is complete: Success [build successful] Build details are at http://buildbot.m-labs.hk/builders/artiq-board/builds/635
<bb-m-labs> build #1569 of artiq is complete: Failure [failed python_unittest_2] Build details are at http://buildbot.m-labs.hk/builders/artiq/builds/1569 blamelist: Sebastien Bourdeauducq <sb@m-labs.hk>
rohitksingh_wor1 has joined #m-labs
rohitksingh_work has quit [Ping timeout: 246 seconds]
<sb0> rjo, can I kill your flterm?
<rjo> sb0: yes.
<rjo> sb0: generally fine most of the time.
<rjo> sb0: should bits_for(0) really be 1 (and not 0)?
<rjo> sb0: take the case where i want to determine how many (additional) bits an addition will need. i can use log2_int(len(inputs), need_pow2=False) but bits_for(len(inputs) - 1) seems more idiomatic to me. it's wrong for len(inputs) == 1 however.
<rjo> because (not 0 > 0) and it takes the path for negative numbers...
<GitHub107> [artiq] sbourdeauducq closed issue #740: Coredevice access to converter SPI busses https://github.com/m-labs/artiq/issues/740
<sb0> rjo, 0 may be fine
<GitHub151> [artiq] sbourdeauducq commented on issue #740: Also supports I2C. https://github.com/m-labs/artiq/issues/740#issuecomment-310036881
<sb0> bb-m-labs, force build --branch=release-2 artiq
<bb-m-labs> build forced [ETA 57m38s]
<bb-m-labs> I'll give a shout when the build finishes
<GitHub129> [artiq] sbourdeauducq pushed 2 new commits to master: https://github.com/m-labs/artiq/compare/64ce85445c34...c2cc29142dda
<GitHub129> artiq/master c2cc291 Sebastien Bourdeauducq: drtio: remove misleading comment from device_db
<GitHub129> artiq/master 6262969 Sebastien Bourdeauducq: test: relax test_dma_record_time
<bb-m-labs> build #636 of artiq-board is complete: Success [build successful] Build details are at http://buildbot.m-labs.hk/builders/artiq-board/builds/636
<bb-m-labs> build #495 of artiq-win64-test is complete: Success [build successful] Build details are at http://buildbot.m-labs.hk/builders/artiq-win64-test/builds/495
<bb-m-labs> build #1570 of artiq is complete: Success [build successful] Build details are at http://buildbot.m-labs.hk/builders/artiq/builds/1570
<bb-m-labs> build #637 of artiq-board is complete: Success [build successful] Build details are at http://buildbot.m-labs.hk/builders/artiq-board/builds/637
stekern has quit [Ping timeout: 268 seconds]
stekern has joined #m-labs
<bb-m-labs> build #496 of artiq-win64-test is complete: Failure [failed conda_install] Build details are at http://buildbot.m-labs.hk/builders/artiq-win64-test/builds/496 blamelist: Sebastien Bourdeauducq <sb@m-labs.hk>
<bb-m-labs> build #1571 of artiq is complete: Failure [failed] Build details are at http://buildbot.m-labs.hk/builders/artiq/builds/1571 blamelist: Sebastien Bourdeauducq <sb@m-labs.hk>
rohitksingh_wor1 has quit [Read error: Connection reset by peer]
<rjo> sb0: afaict the most problematic area w.r.t. timing is DMA. in the cases where it fails there are 12 LUTs from the RTIO fifo writable logic into the DMA.
<GitHub190> [artiq] sbourdeauducq pushed 1 new commit to release-2: https://github.com/m-labs/artiq/commit/e06b906369e6d4b18f1100e06bbf19780f3c1447
<GitHub190> artiq/release-2 e06b906 Sebastien Bourdeauducq: RELEASE_NOTES: 2.4
<GitHub77> [artiq] sbourdeauducq tagged 2.4 at 4942963: https://github.com/m-labs/artiq/commits/2.4
<sb0> bb-m-labs, force build --branch=release-2 artiq
<bb-m-labs> build forced [ETA 42m41s]
<bb-m-labs> I'll give a shout when the build finishes
<sb0> bb-m-labs: force build --props=package=artiq-kc705-nist_qc2 --branch=release-2 artiq-board
<bb-m-labs> build forced [ETA 13m00s]
<bb-m-labs> I'll give a shout when the build finishes
<sb0> bb-m-labs: force build --props=package=artiq-pipistrello-nist_qc1 --branch=release-2 artiq-board
<bb-m-labs> The build has been queued, I'll give a shout when it starts
<bb-m-labs> build #638 of artiq-board is complete: Success [build successful] Build details are at http://buildbot.m-labs.hk/builders/artiq-board/builds/638
<bb-m-labs> build forced [ETA 12m44s]
<bb-m-labs> I'll give a shout when the build finishes
<bb-m-labs> build #639 of artiq-board is complete: Success [build successful] Build details are at http://buildbot.m-labs.hk/builders/artiq-board/builds/639
<bb-m-labs> build #640 of artiq-board is complete: Success [build successful] Build details are at http://buildbot.m-labs.hk/builders/artiq-board/builds/640
<GitHub115> [migen] jordens pushed 1 new commit to master: https://git.io/vQk0Z
<GitHub115> migen/master feece92 Robert Jordens: vivado: strictify AsyncResetSynchronizer constraints...
<bb-m-labs> build #150 of migen is complete: Success [build successful] Build details are at http://buildbot.m-labs.hk/builders/migen/builds/150
<bb-m-labs> build #497 of artiq-win64-test is complete: Failure [failed conda_install] Build details are at http://buildbot.m-labs.hk/builders/artiq-win64-test/builds/497
<bb-m-labs> build #1572 of artiq is complete: Failure [failed] Build details are at http://buildbot.m-labs.hk/builders/artiq/builds/1572
<GitHub24> [artiq] sbourdeauducq pushed 1 new commit to master: https://github.com/m-labs/artiq/commit/e3588c9e68541f382e4cf2463a6b2f4a3069bf8c
<GitHub24> artiq/master e3588c9 Sebastien Bourdeauducq: RELEASE_NOTES: 2.4
<bb-m-labs> build #641 of artiq-board is complete: Failure [failed conda_build] Build details are at http://buildbot.m-labs.hk/builders/artiq-board/builds/641 blamelist: Sebastien Bourdeauducq <sb@m-labs.hk>
<bb-m-labs> build #1573 of artiq is complete: Failure [failed] Build details are at http://buildbot.m-labs.hk/builders/artiq/builds/1573 blamelist: Sebastien Bourdeauducq <sb@m-labs.hk>
<GitHub166> [artiq] cjbe opened pull request #759: protocols: increase another asyncio line limit (#671) (master...asyncio_line_limit) https://github.com/m-labs/artiq/pull/759
Ishan_Bansal has joined #m-labs
<Ishan_Bansal> Is their any way to provide delay in migen language. As I am writing a test Bench for a program and I am sending some data and than recieving some output, what I want is that the recieve start recieving the data after a certain number of clock cycles.
<Ishan_Bansal> I tried with the yield but it doesn't seem to work any suggestions
<rjo> for i in range(delay): yield; and then for d in data: yield recv.eq(data); yield
<rjo> i assume you are talking about simulation (you give little context)
<Ishan_Bansal> rjo: I am printing the output but ya its preety much the same thing
<Ishan_Bansal> rjo: So what is the need of the yield at the last
<rjo> Ishan_Bansal: next clock cycle. but that's all explained in the documentation.
<travis-ci> batonius/smoltcp#2 (master - 818fa7d : whitequark): The build passed.
<Ishan_Bansal> rjo : I tried this : https://pastebin.com/i6jTJXs2 but it doesn't seem to work. Don't know why ?
<rjo> Ishan_Bansal: given that little information one can only speculate.
stekern has quit [Read error: Connection reset by peer]
stekern_ has joined #m-labs
<Ishan_Bansal> The actual and expected output are shown here : https://pastebin.com/BwgMSfFF . The first four values in the Actual output are the garbage values and I want to remove these.
<Ishan_Bansal> rjo : The above are the printing statements of raw_image.y
mumptai has joined #m-labs
Ishan_Bansal has quit [Quit: Page closed]
mumptai has quit [Remote host closed the connection]