clifford changed the topic of #yosys to: Yosys Open SYnthesis Suite: http://www.clifford.at/yosys/ -- Channel Logs: https://irclog.whitequark.org/yosys
<strfry> ZipCPU: i changed my mind, and just ordered the UP5K devboard :D
<ZipCPU> :)
digshadow has quit [Ping timeout: 252 seconds]
AlexDaniel has quit [Ping timeout: 256 seconds]
<shapr> I want that beaglewire board
digshadow has joined #yosys
captain_morgan has quit [Remote host closed the connection]
captain_morgan has joined #yosys
mwk has quit [Ping timeout: 240 seconds]
nrossi has joined #yosys
dys has quit [Ping timeout: 248 seconds]
FabM has joined #yosys
dys has joined #yosys
dys has quit [Ping timeout: 240 seconds]
dys has joined #yosys
leviathanch has joined #yosys
AlexDaniel has joined #yosys
massi has joined #yosys
leviathanch has quit [Remote host closed the connection]
leviathanch has joined #yosys
daveshah has joined #yosys
eduardo_ has joined #yosys
m_t has joined #yosys
mwk has joined #yosys
gnufan has quit [Ping timeout: 256 seconds]
gnufan has joined #yosys
m_t has quit [Quit: Leaving]
kraiskil has joined #yosys
seldridge has joined #yosys
massi has quit [Remote host closed the connection]
kraiskil has quit [Ping timeout: 276 seconds]
pie_ has quit [Remote host closed the connection]
pie_ has joined #yosys
pie_ has quit [Remote host closed the connection]
pie_ has joined #yosys
dys has quit [Ping timeout: 252 seconds]
digshadow has quit [Ping timeout: 240 seconds]
kraiskil has joined #yosys
digshadow has joined #yosys
kraiskil has quit [Ping timeout: 240 seconds]
m_t has joined #yosys
<mattvenn_> anyone here setup the i2c hardware on the ice40 with yosys?
<daveshah> Yes
<daveshah> Assuming you're talking about the UltraPlus and not the LM or Ultra
<mattvenn_> I'm mostly using the 4k and 8k ice40 devices
<mattvenn_> don't think they're ultra
<mattvenn_> but they both have i2c and spi hardware
<daveshah> AFAIK they don't, unless they're LM series
<daveshah> Either way it won't be supported
<mattvenn_> sure I've got a datasheet here somewhere ...
<daveshah> Not that you're missing much
<daveshah> It's pretty useless on the UltraPlus because the documentation as far as what registers do is so poor
<mattvenn_> hmm, maybe I was confused - I can't find any reference to i2c now
<mattvenn_> right
<daveshah> Yes, Lattice don't distinguish between all the different families very well
<mattvenn_> I wrote my own i2c master but it was one of my first projects and I think I'd probably need to rework it
<mattvenn_> although it did work ;)
<daveshah> Sounds like a good place to start
<mattvenn_> so did you end up using it or was the documentation a show stopper?
<daveshah> I never had a purpose for it, I was just reverse engineering it to add it to the open toolchain and needed to test it :)
<daveshah> But I did get as far as reading a pressure sensor from within a picoRV32 softcore using it
<daveshah> And it worked in the end, but I didn't really follow the documentation to get working code
daveshah has quit [Quit: daveshah]
adj__ has joined #yosys
<shapr> ZipCPU: I like today's blog post!
<ZipCPU> Thanks! Would you believe it took nearly a month to put together?
<shapr> I've written tutorials before, I do believe that.
<ZipCPU> To get the post together, I had to make sure all my squirrels were aligned. That's what took a bit. During the process, I just kept wanting to write something simple ... you know, like how to build a quadratic interpolator. :)
<ZipCPU> I'm still hoping to come back to that quadratic interpolator.
<shapr> ha
leviathanch has quit [Ping timeout: 264 seconds]
leviathanch has joined #yosys
leviathanch has quit [Remote host closed the connection]
nrossi has quit [Quit: Connection closed for inactivity]
dys has joined #yosys
dys has quit [Ping timeout: 256 seconds]
dys has joined #yosys
m_t has quit [Quit: Leaving]
dys has quit [Ping timeout: 260 seconds]
AlexDaniel has quit [Ping timeout: 248 seconds]
<ZipCPU> Hmph ... tried the "cover" mode of SymbiYosys on one of my own designs today (a clock switch ...). I was surprised to discover I had left my f_past_valid variable to zero, turning off most of the assertions.
<ZipCPU> And here I thought the design was working!
<awygle> ZipCPU: that's frustrating but also really cool
<ZipCPU> It's actually an exciting part of my learning process.
<awygle> it reminds me of the discussion we had... a very long time ago now, about safety + liveness properties
<ZipCPU> This discussion slips my mind. Care to remind me of it?