<azonenberg>
monochroma: anyway i think these are probably good to go
<azonenberg>
gonna take one last look at the design then send 'em out to multech for the production run
<azonenberg>
then in a week or two order the resistors, i need to check my inventory and see how many more i need to buy (i have a fair number in stock now)
Degi has quit [Ping timeout: 240 seconds]
Degi has joined #scopehal
<_whitenotifier-f>
[scopehal-apps] azonenberg opened issue #126: Protocol overlay Y position is not saved in scopesession files - https://git.io/JJJBh
<_whitenotifier-f>
[scopehal-apps] azonenberg labeled issue #126: Protocol overlay Y position is not saved in scopesession files - https://git.io/JJJBh
electronic_eel has quit [Ping timeout: 246 seconds]
electronic_eel has joined #scopehal
<_whitenotifier-f>
[scopehal-apps] azonenberg opened issue #127: Allow cursors to be synchronized between viewports - https://git.io/JJJzK
<_whitenotifier-f>
[scopehal-apps] azonenberg labeled issue #127: Allow cursors to be synchronized between viewports - https://git.io/JJJzK
<_whitenotifier-f>
[scopehal] azonenberg pushed 2 commits to master [+2/-0/±6] https://git.io/JJJgt
<_whitenotifier-f>
[scopehal] azonenberg a50b2ae - Initial implementation or IPv4Decoder. Not complete.
<azonenberg>
so today i did the comparator for the PPS and external trigger inputs, as well as the comparators for the fast inputs and a bunch of miscellaneous housekeeping stuff like a few more probe power switches
<azonenberg>
About 2.5K unrouted still
juli969 has quit [Client Quit]
<Degi>
Where are the 3D models for the power converters from
_whitelogger has joined #scopehal
oskar has joined #scopehal
<oskar>
Hello!
<monochroma>
hai
juli969 has joined #scopehal
maartenBE has quit [Ping timeout: 260 seconds]
bluezinc has quit [Ping timeout: 240 seconds]
bluezinc has joined #scopehal
maartenBE has joined #scopehal
oskar has quit [Quit: WeeChat 2.8]
<azonenberg>
Degi: they're approximate DOSA brick models from other power supply vendors that make pin compatible parts, in most cases
<azonenberg>
the Murata and Recom modules are actual vendor step models
<azonenberg>
but the bigger ones i couldn't find any official models for so i did the best i could. Same dimensions and pinout which is really the key bit
<azonenberg>
LeoBodnar: ping
<LeoBodnar>
ayup
<azonenberg>
LeoBodnar: do any of your GPSDO modules have PPS outputs?
<azonenberg>
if not, any plans to release one that does?
<azonenberg>
(also any plans to integrate GPSDO w/ PPS and NTP server functionality in a single unit?)
<LeoBodnar>
large GPS clock has but it's directly off the GPS module
<azonenberg>
What kind of precision does it have?
<LeoBodnar>
so it has ~10ns quantisation uncertainty
<azonenberg>
That's probably good enough for my purposes. I wanted to use it for timestamping trigger events in MAXWELL
<azonenberg>
use NTP to get time to nearest second then PPS for the low bits
<azonenberg>
there will be clock domain crossing uncertainty etc in the FPGA anyway
<LeoBodnar>
I am still in the middle of the board level module design, but it's coming to the prototype level
<azonenberg>
GPSDO+NTP you mean?
<azonenberg>
Awesome
bvernoux has joined #scopehal
<azonenberg>
What form factor were you thinking?
<azonenberg>
any chance of getting it rackmountable via some sort of adapter?
bvernoux has quit [Ping timeout: 265 seconds]
<azonenberg>
That PLL board we talked about a while ago is still on hold while i work on higher priority stuff, but is very much on the to-do list still
<LeoBodnar>
excellent
<LeoBodnar>
I am reshuffling NTP design and it will get e bigger enclosure that might be able to accommodate the GPSDO board
<azonenberg>
So something that is either 1U high or at least fits on a 1U shelf would be ideal
<LeoBodnar>
sure
<azonenberg>
ideal would be a swappable front panel probably
<LeoBodnar>
yeah this is the plan atm
<azonenberg>
Perfect. so you can just drop in the standalone skinny or full 19" width panel to rack it?
<azonenberg>
now i just have to think about maybe getting taller racks on my test equipment benches...
<azonenberg>
Right now between DSOs, patch panels, power supplies, and DMMs i have 4U free on the right hand rack and 3U on the left
<azonenberg>
If i move the PSU+DMM combo up to the top of the rack, which makes sense as i dont need to touch those super often and they don't have length-critical RF cables coming off the front like scopes etc do, i can reclaim 1U because they need 1U above/below for airflow
<azonenberg>
So i could fit the PSU, DMM, and a single new 1U device at the top of the rack, then the scope and cable management bar, then i could probably remove the BNC patch panel and have 3U free at the bottom of this rack
<azonenberg>
So if i had the GPSDO+NTP at the top i could put the clock distribution module at the bottom and still have 1U free for a MAXWELL system plus 1U for one of our headless scopes
<azonenberg>
And at that point i'd have 3-4U available on the left hand rack, depending on how i set things up, for new instrumentation
<azonenberg>
The real question is how many outputs i can fit on the back of my refclk distribution system? because i'd want to send the GPSDO output clock to a minimum of four instruments (two DSOs, MAXWELL, and a scopehal scope) and probably several more
<azonenberg>
Especially once we start building signal generators and stuff
<azonenberg>
i might actually want to make two of the refclk systems to get extra outputs because the pll can only do fine phase control on five or six outputs
<azonenberg>
or i could try and fit two PLLs into one chassis, will have to see how the dimensions work out
<azonenberg>
then just have a splitter coming off of the initial 10 MHz clock to each one
maartenBE has quit [*.net *.split]
electronic_eel has quit [*.net *.split]
asy has quit [*.net *.split]
funkylab has quit [*.net *.split]
asy has joined #scopehal
funkylab has joined #scopehal
electronic_eel has joined #scopehal
Degi has quit [Ping timeout: 246 seconds]
maartenBE has joined #scopehal
Degi has joined #scopehal
alexhw has quit [*.net *.split]
alexhw has joined #scopehal
bvernoux has joined #scopehal
<Degi>
Can u attach 50 ohm splitters
<Degi>
I mean behind a 1U you could fit a lot of SMA
<azonenberg>
yes you can attach splitters but then you don't get phase control
<azonenberg>
half the point of this project was to have cable deskew
<azonenberg>
so every instrument sees the 10 MHz rising edge at the same time
<azonenberg>
no matter how far it is from the GPSDO
<Degi>
Oh well then put like 50 SMAs onto a 1U
<azonenberg>
lol
<miek>
just need stretchy cables
<Degi>
lol
<Degi>
Dynamic phase adjust
<_whitenotifier-f>
[starshipraider] azonenberg pushed 1 commit to master [+0/-0/±4] https://git.io/JJUUg
<_whitenotifier-f>
[starshipraider] azonenberg 5909ad6 - Initial routing on refclk comparator
<azonenberg>
So i moved the dram and roated the fpga, i think this is a better design because i don't have to dodge the ddr bus when routing the inputs anymore
<Degi>
Hmh cant u change pins on the FPGA such that the routing is easy and without crossing?
<azonenberg>
also swapped the high and low byte groups on the dram so now things look a lot saner there
<azonenberg>
The DRAM has to be on specific banks because not all of the banks are the same in hardware
<azonenberg>
and the SERDES are also on dedicated pins
<azonenberg>
So that basically restricts me to one of two possible orientations. First is ram on west side, serdes in northeast corner
<azonenberg>
other is ram on north side, serdes in southeast corner
<azonenberg>
serdes have to be on the east side because that's where the fast inputs and the 40GbE port are
<azonenberg>
i think ram at north makes more sense because it frees up the west side of the fpga for routing from the west-most probes
<Degi>
I mean you could still change ordering within banks so that you can minimize trace crossings
<azonenberg>
The other question is exactly where to put the FPGA. Further east means closer to the 40G port and less loss there, plus more space around the PSU area
<azonenberg>
but further west makes it easier to length match the probe signals
<azonenberg>
and yes the issue i was having was that ~30 LVDS pairs would have had to sneak underneath the DDR bus which was a very congested area
<azonenberg>
and there wasnt much space around it
<azonenberg>
anyway i want to length match the lvds as much as i can to avoid lane to lane skew
<azonenberg>
i can fine tune with IDELAYs but i want to at least get in the general ballpark
<Degi>
How many layers are you targeting anywys
<azonenberg>
So i want to avoid having the fpga too far east of the centerline or the center/east links will need huge amounts of squiggles
<azonenberg>
Eight. no way this would be doable in six
<azonenberg>
too many power rails
<Degi>
You can route the west side in a big loop
<Degi>
THen youd need less squiggle
<azonenberg>
you misunderstand, my concerns is not the west, it's the links at the south right under the fpga
<azonenberg>
those need to be length matched to the super long stuff coming from the west
<Degi>
Hmm cant you make them in a loop too
<Degi>
Like a big S
<azonenberg>
that would use a huge amount of routing area i need for other stuff
<Degi>
But yeah rather avoid that
<azonenberg>
you underestaimte how congested this design is going to get
<azonenberg>
Good news is, i'm only sampling at about 1 Gsps and i'm willing to tolerate probably +/- 1 sample of skewe between lanes
<Degi>
Or move the LAN port to the middl
<azonenberg>
800ps is a fairly easy skew target to make
<azonenberg>
So i can probably add much less meanders than i would have to get all lanes to within, say, +/- 500ps of each other
<azonenberg>
i can also route the longer links on... external, i think? layers which have faster propagation velocity
<azonenberg>
since air dielectric
<Degi>
yes
<Degi>
Huhh 4L on JLC is 26 $ with ENIG and 6L is like 100
<azonenberg>
yeah that is cheap fr4 :p
<azonenberg>
and probably no impedance control, etc. jlc is a low end cheap fab and i'd never use them for something like this
<azonenberg>
also how big a board? this is about the size of a sheet of A4 paper
<Degi>
Hm yes with impedance control
<Degi>
But I doubt that they explicitly test it
<azonenberg>
on Rogers
<Degi>
Ahh yes 100*100 mm and 5 pcs, default size
<miek>
jlc's impedance control means they use an impedance calculator and adjust trace widths, btw
<Degi>
yes
<miek>
it's not "control"
<Degi>
Wait they adjust my trace width?
<Degi>
A literal A4 sheet of 1.6 mm is 86.3 $ heh
<Degi>
Huh, JLC says " Pls prototype PCB first, then use the "Reorder" function for small batch production. " above 2500 pcs
<miek>
hm, good point. i don't remember there being a way to tell them what traces you want controlled
<Degi>
I think they just ensure that the stackup is specified
<Degi>
Otherwise I guess its random
<miek>
yeah
<azonenberg>
miek: aaaand this is why i use "real' fabs for fast stuff
<miek>
i like JLC and use it for a bunch, but more people need to understand what they're getting :)
<Degi>
I mean yes but it also costs a few hundred lol
<Degi>
Like for examp,le PCIe allows like 12 dB loss
<azonenberg>
yeah one of the reasons i went with rogers here is because i had some very long diffpairs and the fpga does not have equalizers on the normal GPIOs
<Degi>
At JLC 1 layer can cost more than 2 layer lol
<azonenberg>
(also because 40G)
<Degi>
Huh, for 22 k you can get 2000000 PCBs from JLC
<Degi>
Of size 10x10 mm
<Degi>
Or for 1.7 M you can get 438 million of 6x6 mm haha
<Degi>
I wonder if they would actually MFG that
<Degi>
You can reduce that cost to 224 k for 144 M PCBs which is like 0.2 cents per pcb haha
<Degi>
Imagine building a house out of 4800 kg of PCB
<azonenberg>
imagine a house that doesnt need any mains power wiring because it's all printed directly onto the fr4 panels the walls are made of? :p
<Degi>
And wifi antennas lol
<Degi>
And you could make the outside look pretty cool
<Degi>
Hmm, structural elements made from PCB and solder them together
<Degi>
Your life expectancy would decrease by like 10 years from PCB fumes
<azonenberg>
lol
<bvernoux>
azonenberg, the Multech certificate with chinese mixed with english ;)
<bvernoux>
personally I'm not fan of such certificate as there is so much fake ....
<azonenberg>
Yeah except they send you the actual test samples they did the measurements on
<azonenberg>
and so far in my limited testing i haven't found any errors
<azonenberg>
they do that specifically so people won't say they didn't just make up the numbers :p
<bvernoux>
yes great
<bvernoux>
it seems serious anyway when we see the report it is just I saw so much Chinese/English report like that and even more with COVID for masks ;)
<bvernoux>
that we are a bit paranoid that it is full fake ;)
<bvernoux>
more than 90% of masks produced are not compliant
<bvernoux>
I know with PCB it is different ;)
<bvernoux>
but some PCB manufacturer have switch to build masks to gain more money ;)
<bvernoux>
and it seems to be a disaster as nothing is compliant as it is clearly not the same work ;)
<Degi>
lol
<_whitenotifier-f>
[starshipraider] azonenberg pushed 1 commit to master [+0/-0/±3] https://git.io/JJUYq
<_whitenotifier-f>
[starshipraider] azonenberg 142387f - Layout of PLL subsystem
<azonenberg>
Rapidly starting to look more tractable
<azonenberg>
I'm debating how to proceed next. There's a few little things like the power switching for the leftmost two probe pods etc, but for the most part the remaining work is power supply plus the three big BGAs
<azonenberg>
and i haven't locked down the positions of any of them yet
<azonenberg>
i've been kinda doing a fan-in style layout where i start by anchoring the I/O to the fixed locations then hook up the directly attached stuff to them
<azonenberg>
then work my way inward
<Degi>
Heh yes
<azonenberg>
But i'm starting to run out of anchored things to do
<azonenberg>
i guess i could start with some of the PSU stuff
<azonenberg>
but i think it might make more sense to design the PSU around the logic and not the other way around
<azonenberg>
let it flow around as needed since its lots of little modules
<Degi>
Hmh, the SFP directly goes to the FPGA?
<azonenberg>
Yes
<azonenberg>
(also it's a QSFP+, four serdes lanes)
<Degi>
yes
<azonenberg>
I debated putting ESD diodes on but decided there was no point
<azonenberg>
you'd have to stick your hand into the socket or something to zap the contacts
<Degi>
yes
<azonenberg>
the module is grounded long before it mates
<Degi>
Maybe with a DAC cable
<azonenberg>
anyway, so yeah it's coming together nicely :)
<azonenberg>
I think the next step is going to be anchoring the stm32 to its final location. It needs to be near the left side because it controls all of the power rail sequencing as well as the LCD so the majority of things it talks to are out there
<azonenberg>
and then i can get all of the decoupling and support stuff out of the way once it's done
<azonenberg>
Should at least declutter the ratsnest a bit
<Degi>
Wow im so bad at staying focused lol
<Degi>
*Actually finds the solution of the homework on page 7 of some PDF I've opened before going on adventures on wikipedia and the JLC price calc*
<Degi>
Tbh DAC cable is like LCD display
<azonenberg>
or atm machine? :p
<Degi>
lol
<Degi>
smh my head
<Degi>
Hmh on the PCB report they have max and average seemingly swapped on PCB impedance