sb0 changed the topic of #m-labs to: https://m-labs.hk :: Mattermost https://chat.m-labs.hk :: Logs http://irclog.whitequark.org/m-labs
sb0 has quit [Quit: Leaving]
_whitelogger has joined #m-labs
rohitksingh has joined #m-labs
rohitksingh has quit [Ping timeout: 245 seconds]
proteusguy has joined #m-labs
<zignig> whitequark: how are you running the tests on the Boneless-CPU ?
* zignig is missing some mystical infrastructure.
<ZirconiumX> I think WQ uses the nMigen simulator, zignig
<zignig> ZirconiumX: I have one running ;) , it's been blinking away for 2 days now...
<zignig> ZirconiumX: there is a test folder that checks out all sorts of stuff , https://github.com/whitequark/Boneless-CPU/tree/master/boneless/test
<ZirconiumX> I guess there's also Verilator
<zignig> I just don't know the incantation to run it.
<zignig> this is all python level at the moment , I'm working on the assembler for the processor.
<zignig> ZirconiumX: what's your current project ?
<ZirconiumX> zignig: `python3 foo.py simulate` I think
<ZirconiumX> zignig: I dart around projects, but I'm currently lead dev for a Cyclone V reverse engineering project
<ZirconiumX> Perhaps a better term would be "lead cat herder"
<zignig> *kitten
<zignig> kittens have the invisible enemy , cats just ignore it.
<ZirconiumX> They're all older than me
<ZirconiumX> I'm the kitten here
<zignig> *cattens
<zignig> are you reverse engineering the Cyclne V for yosys , nextpnr and friends ?
<ZirconiumX> Anyway yeah, ~~cat herding~~ development happens in #prjmistral
<ZirconiumX> I am; my fellow developers? Eeeeh
<zignig> hehe
<ZirconiumX> Everybody can agree this needs to be done, nobody can agree how
<zignig> I
<zignig> am striving for a Verilog free dev environment for a tinyBX , getting there ...
<ZirconiumX> Yes, I agree that a Verilog-free development environment would be excellent
<ZirconiumX> :P
proteusguy has quit [Read error: Connection reset by peer]
m4ssi has joined #m-labs
<whitequark> zignig: python3 setup.py test
m4ssi has quit [Remote host closed the connection]
rohitksingh has joined #m-labs
rohitksingh has quit [Remote host closed the connection]
mumptai has joined #m-labs
<_whitenotifier-3> [nmigen] andresdemski commented on issue #151: Question: How to change FIFO clock dommains? - https://git.io/fj1IT
<_whitenotifier-3> [nmigen] andresdemski closed issue #151: Question: How to change FIFO clock dommains? - https://git.io/fjXgb
<_whitenotifier-3> [nmigen-boards] Fatsie commented on pull request #15: Digilent Atlys spartan6 board - https://git.io/fj1Il
<_whitenotifier-3> [nmigen-boards] whitequark commented on pull request #15: Digilent Atlys spartan6 board - https://git.io/fj1I4
bluebugs has joined #m-labs
bluebugs has quit [Changing host]
bluebugs has joined #m-labs
cedric has quit [Ping timeout: 244 seconds]
mumptai has quit [Quit: Verlassend]
bluebugs is now known as cedric