m4ssi has quit [Remote host closed the connection]
<GitHub-m-labs>
[artiq] bradbqc commented on issue #1144: What's your hardware setup? I see some references in sayma_rtm.py to clk_mez, but we have no clock mezzanine board here. Is it possible to do this without it? I built and flashed the current revision of your code (without any modifications, despite my lack of mezzanine, just to see what would happen), and get the following output on startup: ... https://github.com/m