<Ishan_Bansal>
What is the best way to write this statement in the correct migen syntax ?
<attie>
Ishan_Bansal: you want the binary operators on migen signals, & and | (note that they are bitwise, so only equivalent to the logical "and" and "or" for 1-bit signals).
<Ishan_Bansal>
attie : Is their any other way to write the same statement in migen ?
<attie>
well, If(hfw_running & ((num_fifo_wrs==0) | (fifo_wrt_cnt+1==num_fifo_wrs), ...) seems the best option to me
<attie>
not sure why you would want another
<attie>
but you could have multiple If within each other I guess?
<Ishan_Bansal>
attie : Also can you help me out in the following error :
<attie>
ok so then change vld_d from Signal(n) to Array(Signal() for _ in range(n))
<sb0>
mntng, no, it doesn't look normal
<sb0>
mntng, how did you pull it up?
<sb0>
mntng, and how is your command sequence like now? can you put the code somewhere?
<attie>
but if you use the complete signal elsewhere you need to assign all the bits individually too
<Ishan_Bansal>
attie : hm, I think that works.
<attie>
the difference is that if you index with a constant it's just selecting an individual wire from the collection of wires that makes up the signal in hardware
<attie>
but if you index with a signal you need to create a hardware component to do it (mux)
<attie>
so to index with a signal you need a special migen object
<GitHub190>
[artiq] sbourdeauducq commented on issue #778: To get an idea of what amount of BRAM is reasonable: the FPGA that will support the SAWG is a KU040, with 21.1 mega**bits** of BRAM in total. https://github.com/m-labs/artiq/issues/778#issuecomment-317397938
rohitksingh_work has quit [Read error: Connection reset by peer]
rohitksingh has joined #m-labs
mntng has joined #m-labs
<GitHub46>
[artiq] jordens commented on issue #778: **RTIO data width**: This is not all that relevant to SAWG. There it's probably fine to (and that is what splitting a wide event over multiple smaller ones does effectively) increase the minimum time between two events on a channel by a factor of four or so. The event width is most relevant to raw DACs/ADCs that need ~2048 bit per event (at 125 MHz RTIO coarse, 16 GS/s, 16 bit). They would want to be fed bur