<sb0>
mntng, I think the SD card needs CS to be asserted all the time for all the bytes in the command (0x40 0x00 ... 0x95 0xff), is that correct?
<sb0>
the SPI core would only assert CS for the duration defined in set_xfer(), i.e. 8 cycles. if you want a continuous CS assertion you need to set the delay() so that the end of the previous write() coicindes exactly with the start of the next write()
<sb0>
mntng, are you familiar with using an oscilloscope? it might come handy with debugging this code.
futarisIRCcloud has quit [Quit: Connection closed for inactivity]
<rjo>
sb0: i am considering moving all of the pdq stuff out of artiq into pdq. what do you think?
<rjo>
sb0: mediator, controller, spi driver. the wavesynth stuff can stay.
<sb0>
rjo, so pdq would depend on artiq?
<sb0>
sounds fine
<sb0>
_florent_, did you get the RTM board?
<sb0>
chinese 1u enclosures aren't not only better designed than hammond ones, with a lot of machining they also cost barely more than half the price of the uncustomized hammond one, all in single quantities. ridiculous...
<rjo>
sb0: some (the artiq) stuff in pdq would depend on artiq.
<GitHub199>
[artiq] sbourdeauducq commented on issue #780: Do the usual debugging. Check your cables and measure the signals at different points. Connect something else than that RTIO PHY (e.g. the MSB of a counter that increments at every cycle, plus OBUFDS) to check that the FPGA itself can toggle logic levels where you want. Double-check RTIO channel numbers. https://github.com/m-labs/artiq/issues/780#issuecomment-316072519