sb0 changed the topic of #m-labs to: ARTIQ, Migen, MiSoC, Mixxeo & other M-Labs projects :: fka #milkymist :: Logs http://irclog.whitequark.org/m-labs
rjo_ has joined #m-labs
sh4rm4 has quit [Remote host closed the connection]
sh4rm4 has joined #m-labs
sh4rm4 has quit [Remote host closed the connection]
sh4rm4 has joined #m-labs
sh4rm4 has quit [Ping timeout: 265 seconds]
sh4rm4 has joined #m-labs
sh4rm4 has quit [Remote host closed the connection]
rjo_ has quit [Ping timeout: 246 seconds]
fengling has quit [Ping timeout: 252 seconds]
imrehg has joined #m-labs
fengling has joined #m-labs
<sb0> MiW, i suspect the eMMC bug could be temperature-dependent. if you want to help, you can collect hard data on it, e.g. compile the linux kernel 10x while cooling the tablet to a few C
<sb0> and see if it crashes...
<sb0> ysionneau, again, the max frequency is 146MHz not 125
<sb0> ysionneau, you can look at the DDR3 PHY for a high speed bidirectional SERDES example
imrehg has quit [Quit: Leaving]
cr1901_modern has quit [Ping timeout: 264 seconds]
kristianpaul has joined #m-labs
cr1901_modern has joined #m-labs
Gurty has quit [Quit: Coupure de courant]
cr1901_modern has quit [Ping timeout: 276 seconds]
cr1901_modern2 has joined #m-labs
cr1901_modern2 is now known as cr1901_modern
cr1901_modern has quit [Ping timeout: 250 seconds]
<key2> hi
<key2> sb0: what are the consequances of not having a llvm support for the lm32 ?
<key2> for compiling an OS, gcc isn't enough ?
fengling has quit [Quit: WeeChat 1.1.1]
fengling has joined #m-labs
<ysionneau> key2: you don't need llvm (or clang) to compile an OS. You can do it with gcc
<key2> yeah that was my opinion
<ysionneau> llvm is useful to create a compiler
<key2> sb0 was telling me that the problem of lm32 is that we have a reduced llvm support
<key2> i was trying to understand the consequances
<ysionneau> lm32 generally has poor software support
<key2> but concidering that I could cross compile.. then am good to go right ?
<key2> I planned to port nuttx on it
<ysionneau> the thing is, I don't have any clue about what you intend to do
<ysionneau> you I can't say "you're good"
<ysionneau> but for porting nuttx, you are good with a gcc cross-compilation toolchain, yes
<key2> my finaly goal would be to have a nuttx up and running with misoc, with Ethernet and USB drivers
<key2> also, I dunno if anyone here is interested in wings board for pipistrello / papillo pro with Ethernet PHY and USB Phy
antgreen has quit [Remote host closed the connection]
<ysionneau> 04:38 < sb0> ysionneau, again, the max frequency is 146MHz not 125 < 146*4 -> 584 MHz, should still work
<ysionneau> 05:06 < sb0> ysionneau, you can look at the DDR3 PHY for a high speed bidirectional SERDES example < yep!
<GitHub149> [misoc] enjoy-digital pushed 2 new commits to master: http://git.io/vIKlO
<GitHub149> misoc/master 571ce57 Florent Kermarrec: litesata/phy/k7: apply AR# 63869 to keep CDR in hold during SATA link initialization...
<GitHub149> misoc/master a1f7ecc Florent Kermarrec: litesata: use 200MHz clock and SATA3 (6.0Gb/s) on all example designs: working :)
Gurty has joined #m-labs
acathla` is now known as acathla
acathla has quit [Changing host]
acathla has joined #m-labs
folkert has joined #m-labs
cr1901_modern has joined #m-labs
_florent_ has joined #m-labs
<sb0> _florent_, good job on the sata3 :)
<sb0> _florent_, btw, the litepcie driver doesn't support sgdma, right?
<sb0> it only supports DMAing those buffers preallocated in the kernel
_florent_ has quit [Ping timeout: 246 seconds]
rjo_ has joined #m-labs
cr1901_modern has quit [Read error: Connection reset by peer]
rjo_ has quit [Ping timeout: 245 seconds]
_florent_ has joined #m-labs
cr1901_modern has joined #m-labs
<_florent_> sb0: about litepcie, yes for now sgdma descriptors are programmed in the kernel module:
<_florent_> we are always looping on the same list of buffers
_florent_ has quit [Quit: Leaving]
<ysionneau> I wonder why there is speed grade -2 in pipistrello platform file, mine is -3N (and the pipistrello website advertises speed grade -3), is there a reason for this -2?
<ysionneau> (err mine is -3, not -3N)
<cr1901_modern> I like how Xilinx is eating my inout ports and removing them from my design when I put them into a generate loop...
<cr1901_modern> ISE*
mindrunner has quit [Quit: quit]
mindrunner has joined #m-labs