ym has joined ##openfpga
Dolu has quit [Ping timeout: 248 seconds]
<rqou> alright, i officially need to get some spare hw and start poking at ME
<rqou> this is silly and ridiculous
m_w has joined ##openfpga
lexano has quit [Ping timeout: 240 seconds]
lexano has joined ##openfpga
lexano has quit [Ping timeout: 248 seconds]
wpwrak has quit [Ping timeout: 240 seconds]
wpwrak has joined ##openfpga
lexano has joined ##openfpga
Bike has quit [Quit: Lost terminal]
bubble_buster has joined ##openfpga
azonenberg_work has quit [Ping timeout: 246 seconds]
GenTooMan has quit [Quit: Leaving]
digshadow has joined ##openfpga
m_w has quit [Ping timeout: 248 seconds]
promach has quit [Remote host closed the connection]
nicdev has quit [Remote host closed the connection]
ovf has quit [Ping timeout: 258 seconds]
nicdev has joined ##openfpga
ovf has joined ##openfpga
Dolu has joined ##openfpga
Dolu has quit [Ping timeout: 260 seconds]
Hootch has joined ##openfpga
daey has joined ##openfpga
promach has joined ##openfpga
pie_ has joined ##openfpga
massi has joined ##openfpga
sunxi_fan has quit [Ping timeout: 248 seconds]
xdeller has quit [Quit: Leaving]
Bike has joined ##openfpga
enriq has joined ##openfpga
enriq has quit [Quit: My MacBook has gone to sleep. ZZZzzz…]
enriq has joined ##openfpga
Dolu has joined ##openfpga
enriq has quit [Quit: My MacBook has gone to sleep. ZZZzzz…]
enriq has joined ##openfpga
svenn has joined ##openfpga
pie_ has quit [Ping timeout: 248 seconds]
Hootch_Work has joined ##openfpga
Hootch has quit [Ping timeout: 248 seconds]
enriq has quit [Quit: My MacBook has gone to sleep. ZZZzzz…]
Dolu has quit [Ping timeout: 268 seconds]
enriq has joined ##openfpga
enriq has quit [Client Quit]
enriq has joined ##openfpga
massi has quit [Remote host closed the connection]
Hootch_Work has quit [Quit: Leaving]
Hootch has joined ##openfpga
eduardo_ has joined ##openfpga
<eduardo_> azonenberg: "everything should be connected by ethernet" https://kazan-networks.com/technology
enriq has quit [Quit: My MacBook has gone to sleep. ZZZzzz…]
enriq has joined ##openfpga
<awygle> looks a lot more like Infiniband than 802.3 to me
enriq has quit [Quit: My MacBook has gone to sleep. ZZZzzz…]
enriq has joined ##openfpga
GenTooMan has joined ##openfpga
cr1901_modern has quit [Read error: Connection reset by peer]
Dolu has joined ##openfpga
cr1901_modern has joined ##openfpga
wpwrak has quit [Read error: Connection reset by peer]
wpwrak has joined ##openfpga
azonenberg_work has joined ##openfpga
digshadow has quit [Quit: Leaving.]
digshadow has joined ##openfpga
<azonenberg_work> This is why we can't have nice things
<digshadow> azonenberg_work: ha
<digshadow> is there an ssh key
<digshadow> oh wow
<digshadow> xilinx actually responded
<azonenberg_work> Yes lol
<azonenberg_work> but seriously
<azonenberg_work> an extra gigabyte of stuff
<azonenberg_work> and nobody even raised an eyebrow at it
<azonenberg_work> makes me wonder how much smaller ISE/vivado could get if anybody actually tried
user10032 has joined ##openfpga
<awygle> Hey rqou, what's the name of that super-mingw thing you referenced a while back? It has some cutesy name like "poppet" or something?
day__ has joined ##openfpga
daey has quit [Ping timeout: 268 seconds]
day__ is now known as daey
<azonenberg_work> gaah https://bugzilla.xfce.org/show_bug.cgi?id=13481 apparently this is not patched in debian
<azonenberg_work> (stable)
<azonenberg_work> Testing ships the next version, which is fixed
<azonenberg_work> but they didnt backport the fix to stable
<azonenberg_work> Thats the one thing i dont like about debian... staying on an older version for stability is fine, but if that version is unstable (for example, completely nonfunctional due to a frequent segfault or hang)
<azonenberg_work> the fix should get backported
m_w has joined ##openfpga
<azonenberg_work> Good news is that the package from testing installs fine on stable so i can update easily enough
<azonenberg_work> But it would still be nice if showstopper bugs like this got backported and not only critical security fixes
day__ has joined ##openfpga
daey has quit [Ping timeout: 248 seconds]
day__ is now known as daey
m_w has quit [Quit: leaving]
m_w has joined ##openfpga
Hootch has quit [Quit: Leaving]
DocScrutinizer05 has quit [Disconnected by services]
DocScrutinizer05 has joined ##openfpga
pie_ has joined ##openfpga
Dolu2 has joined ##openfpga
Dolu has quit [Read error: Connection reset by peer]
enriq has quit [Quit: My MacBook has gone to sleep. ZZZzzz…]
nrossi has quit [Quit: Connection closed for inactivity]
enriq has joined ##openfpga
<rqou> awygle: i'm not sure exactly what you're referring to
<rqou> maybe "midipix"?
<rqou> which last i checked was still in "private beta"
wsm_ has joined ##openfpga
<wsm_> hello
<rqou> hi wsm_
<wsm_> Thanks!
<pointfree> o/ wsm_
<wsm_> I'm not new to the concept of verilog/vhdl, but I am new to yosys and techlib and liberty files and blif .....
<wsm_> Hi pointfree!
<wsm_> I understand that I have to write a techlib in yosys for psoc5 to get started
<wsm_> So, is there any secret to modeling a pld using AND/OR matrix with a liberty file?
wsm_ has quit [Quit: bye]
digshadow has quit [Quit: Leaving.]
enriq has quit [Quit: My MacBook has gone to sleep. ZZZzzz…]
digshadow has joined ##openfpga
nrossi has joined ##openfpga
xdeller has joined ##openfpga
user10032 has quit [Quit: Leaving]
m_w has quit [Quit: Leaving]
<awygle> rqou: yes that's it. Less cutesy than I remembered...
<rqou> the biggest limitation i ran into was that it didn't have win32 api headers
<rqou> and it couldn't use msvc/mingw headers either
<azonenberg_work> rqou: just use one of the five copies of mingw that vivado ships :P
<rqou> lol
<rqou> do they still ship cygwin and the jre too?
<awygle> I forget how windows works, does win32 mean actually 32 bit or is that just what they call the api?
<rqou> both!
<azonenberg_work> rqou: i think they ship multiiple JREs
<rqou> lol
<rqou> azonenberg_work: are there good techniques for using ddr SDRAM without needing IDELAY?
<azonenberg_work> ddr1? how fast do you want to run it
<azonenberg_work> also why not use idelay?
<rqou> what if you're on ice40?
<azonenberg_work> rqou: oh
<azonenberg_work> how fast?
<cr1901_modern> Well ice40's maximum speed is about 260MHz. In practice I've gotten 240MHz out of it
<cr1901_modern> for very small designs*
m_w has joined ##openfpga
<rqou> hmm ice40 doesn't have latches
<rqou> no stupid tricks allowed