<larsc>
yea, but it's bridge chip, the timing is generated by a SoC
<larsc>
I think it's a problem of garbage in, garbage out
methril has quit [Ping timeout: 252 seconds]
methril has joined #m-labs
<larsc>
or does HDMI actually have support for vsync active low?
<larsc>
that would explain the inverted vsync
methril has quit [Ping timeout: 252 seconds]
_florent_ has joined #m-labs
<sb0>
there is support for it in DVI, and as a general rule the computer industry doesn't fail to carry forward a stupid idea
methril has joined #m-labs
<larsc>
yea
<larsc>
but still the total line length jitters
<larsc>
by one pixel every few lines
sb0 has quit [Quit: Leaving]
sb0 has joined #m-labs
Bertl is now known as Bertl_oO
sb0 has quit [Quit: Leaving]
Bertl_oO is now known as Bertl
_florent_ has quit [Quit: Leaving]
Bertl is now known as Bertl_zZ
<GitHub25>
[artiq] jboulder closed pull request #8: Controller for 4 channel DDS used in several ion storage labs. (master...master) http://git.io/2xqKqA
<GitHub32>
[artiq] jboulder reopened pull request #8: Controller for 4 channel DDS used in several ion storage labs. (master...master) http://git.io/2xqKqA
methril has quit [Quit: Leaving]
felix_ has quit [Ping timeout: 264 seconds]
larsc has quit [Remote host closed the connection]