lekernel changed the topic of #m-labs to: Mixxeo, Migen, MiSoC & other M-Labs projects :: fka #milkymist :: Logs http://irclog.whitequark.org/m-labs
larsc has quit [Remote host closed the connection]
sb0 has joined #m-labs
mumptai has quit [Ping timeout: 264 seconds]
mumptai has joined #m-labs
fengling_ is now known as fengling
felix_ has quit [Remote host closed the connection]
sb0 has quit [Quit: Leaving]
balrog has quit [Ping timeout: 252 seconds]
Bertl is now known as Bertl_zZ
zumbi has quit [Read error: Connection reset by peer]
balrog has joined #m-labs
sb0 has joined #m-labs
fengling has quit [Ping timeout: 244 seconds]
fengling has joined #m-labs
felix_ has joined #m-labs
<GitHub151> [artiq] sbourdeauducq pushed 1 new commit to master: http://git.io/FBqc
<GitHub151> artiq/master 906099c Sebastien Bourdeauducq: gui/rt_results: do not attempt to plot before receiving data
Bertl_zZ is now known as Bertl
larsc has joined #m-labs
<larsc> hm, so when should a composite actor be busy?
<sb0> when at least one of its sub-actors is
fengling has quit [Quit: WeeChat 1.0]
<larsc> yea, for some reason the sub-actors are idle, but the dma composite actor is still busy
sb0_ has joined #m-labs
sb0_ has quit [Quit: Leaving]
sb0_ has joined #m-labs
sb0_ has quit [Ping timeout: 265 seconds]
sb0_ has joined #m-labs
_florent_ has joined #m-labs
sb0_ has quit [Quit: Leaving]
sb0_ has joined #m-labs
_florent_ has quit [Quit: Leaving]
sb0_ has quit [Quit: Leaving]
methril has quit [Ping timeout: 245 seconds]
methril has joined #m-labs
kyak has quit [Quit: Lost terminal]
<larsc> yep, something is seriously broken with this transmitter http://postimg.org/image/9lydah65b/
<larsc> red is vsync
<larsc> good image for reference
<sb0> testing ADI chips?
<larsc> yea, but it's bridge chip, the timing is generated by a SoC
<larsc> I think it's a problem of garbage in, garbage out
methril has quit [Ping timeout: 252 seconds]
methril has joined #m-labs
<larsc> or does HDMI actually have support for vsync active low?
<larsc> that would explain the inverted vsync
methril has quit [Ping timeout: 252 seconds]
_florent_ has joined #m-labs
<sb0> there is support for it in DVI, and as a general rule the computer industry doesn't fail to carry forward a stupid idea
methril has joined #m-labs
<larsc> yea
<larsc> but still the total line length jitters
<larsc> by one pixel every few lines
sb0 has quit [Quit: Leaving]
sb0 has joined #m-labs
Bertl is now known as Bertl_oO
sb0 has quit [Quit: Leaving]
Bertl_oO is now known as Bertl
_florent_ has quit [Quit: Leaving]
Bertl is now known as Bertl_zZ
<GitHub25> [artiq] jboulder closed pull request #8: Controller for 4 channel DDS used in several ion storage labs. (master...master) http://git.io/2xqKqA
<GitHub32> [artiq] jboulder reopened pull request #8: Controller for 4 channel DDS used in several ion storage labs. (master...master) http://git.io/2xqKqA
methril has quit [Quit: Leaving]
felix_ has quit [Ping timeout: 264 seconds]
larsc has quit [Remote host closed the connection]
felix_ has joined #m-labs
larsc has joined #m-labs
felix_ has quit [Ping timeout: 256 seconds]
larsc has quit [Ping timeout: 264 seconds]
felix_ has joined #m-labs
larsc has joined #m-labs
Bertl_zZ is now known as Bertl