Patater has quit [Read error: Connection reset by peer]
pakesson has joined ##openfpga
prpplague has quit [Ping timeout: 252 seconds]
cnomad has quit [Ping timeout: 252 seconds]
kiboneu has joined ##openfpga
prpplague has joined ##openfpga
ayjay_t has quit [Read error: Connection reset by peer]
indy has joined ##openfpga
kiboneu is now known as cnomad
ayjay_t has joined ##openfpga
unixb0y has quit [Ping timeout: 268 seconds]
unixb0y has joined ##openfpga
azonenberg_work has quit [Ping timeout: 252 seconds]
Guest88437 is now known as X-Scale
indefini[m] has quit [Ping timeout: 252 seconds]
uovo has quit [Read error: Connection reset by peer]
pie__ has joined ##openfpga
pie__ has quit [Remote host closed the connection]
pie__ has joined ##openfpga
indefini[m] has joined ##openfpga
pie_ has quit [Ping timeout: 252 seconds]
noobineer has joined ##openfpga
genii has quit [Remote host closed the connection]
_whitelogger has joined ##openfpga
mumptai_ has joined ##openfpga
mumptai has quit [Ping timeout: 252 seconds]
rohitksingh_work has joined ##openfpga
pie__ has quit [Ping timeout: 252 seconds]
Bike has quit [Quit: Lost terminal]
<sorear>
the "any module you declare in your code but don't instantiate gets instantiated as a toplevel" rule seems … difficult to work with
<whitequark>
yosys has a -top option
<zkms>
there's also default nettype nonsense lol
<sorear>
look i'm quite familiar with use strict; and god is real, unless declared integer
jcarpenter2 has joined ##openfpga
azonenberg_work has joined ##openfpga
<lain>
XD
<sorear>
§13 "configurations" in the verilog spec seem like something I haven't seen at all in open rtl
emeb has quit [Quit: Leaving.]
renze has quit [Ping timeout: 245 seconds]
renze has joined ##openfpga
jcarpenter2 has quit [Read error: Connection reset by peer]
<azonenberg_work>
sorear: fwiw, the things that are in the spec
<azonenberg_work>
and the things supported by tools
<azonenberg_work>
are NOT the same thing :)
<TD-Linux>
whitequark, [ ERROR] glasgow.cli: register 0x01 does not exit
<TD-Linux>
does this mean it can't talk to the fpga
<whitequark>
TD-Linux: yes
<whitequark>
what are you doing exactly
<whitequark>
and what is the complete debug log
<whitequark>
(glasgow -vv)
<TD-Linux>
I actually tried the real selftest
<whitequark>
hm
<whitequark>
yeah weird
<TD-Linux>
gonna touch up the ice40
<TD-Linux>
maybe have been intermittent before
<sorear>
azonenberg_work: yes, i just spent the evening reading 1364:2005 after trying and failing to use several (retrospectively) 1800:2012-only features in iverilog
<azonenberg_work>
sorear: even with SV-supporting tools
<azonenberg_work>
the subset of SV you can use in, say, vivado vs VCS vs synopsys DC
<azonenberg_work>
are not the same thing
<sorear>
i was theoretically aware of that but i didn't expect to hit it on day 1
siro_ has left ##openfpga ["Leaving."]
* sensille
is always surprised how much you can hit on day 1
<TD-Linux>
touched it up and got way farther
<TD-Linux>
oh wait no less far
<whitequark>
oh?
<TD-Linux>
I get FPGA configuration failed now
<whitequark>
huh
<whitequark>
sounds like soldering issues yes
<TD-Linux>
will keep trying until it werks
<TD-Linux>
imagine if solder was theromsetting and you had to scrap the board every time you screwed up
<whitequark>
heh
<TD-Linux>
woo passed self test
<TD-Linux>
problem was too much solder on the ground pad again :)
<TD-Linux>
pushed it down hard with tweezers and squeezed out a drop
<whitequark>
:D
<whitequark>
sweet
<whitequark>
all modes?
<whitequark>
or just pins-int?
<TD-Linux>
pins-int
<TD-Linux>
let me test the rest now
<TD-Linux>
going to put parts on to run voltage now
<whitequark>
meanwhile i have an *almost* working event analyzer
<azonenberg_work>
whitequark: i need to make a BIST for more of my boards
<whitequark>
like logic analyzer but it also shows you everything that happens inside the FPGA
<whitequark>
azonenberg_work: does this mean i out-azonenberged you at something you do? :P
<azonenberg_work>
whitequark: no, more like most of my boards never make it to the point of being somewhat production ready
<whitequark>
oh.
<azonenberg_work>
I have a small number of designs that have made it to the point that i use them in the lab on a daily basis but i just made one batch and that was that
<azonenberg_work>
i know those particular units work
<azonenberg_work>
and i never had any intent to make more
<azonenberg_work>
i certainly would do some kind of test procedure if i was doing a design i expected other people to use
<azonenberg_work>
thats something i want to think about for starshipraider actually
<azonenberg_work>
i'll probably make a loopback plug of some sort you can use to test probe cards etc
<whitequark>
yeah that's how glasgow selftest works
<whitequark>
azonenberg_work: so
<whitequark>
the glasgow cycle-accurate analyzer mostly works now
<whitequark>
lemme grab some representative trace
<cr1901_modern>
Does an event analyzer send a timestamp and payload, where "1" in the payload means "certain pin toggled"?
rohitksingh_work has quit [Read error: Connection reset by peer]
<felix_>
if there's anyone active in here who wants to go to the 35c3: the presale has started and if there's interest, i could try to get a presale token for openfpga
<florolf>
rqou: ^
* felix_
waves at florolf
<florolf>
*nods*
<florolf>
i also didn't receive a voucher yet, but it seems that there was some kind of fuckup in sending vouchers to teams
genii has joined ##openfpga
<felix_>
florolf: uh oh. but i'm sure that that will work out in the end :)
Bike has joined ##openfpga
rohitksingh has joined ##openfpga
Laksen has joined ##openfpga
Miyu has joined ##openfpga
Maya-sama has joined ##openfpga
emeb has joined ##openfpga
Miyu has quit [Ping timeout: 268 seconds]
Maya-sama is now known as Miyu
GuzTech has quit [Quit: Leaving]
rohitksingh has quit [Ping timeout: 245 seconds]
Laksen has quit [Ping timeout: 250 seconds]
rohitksingh has joined ##openfpga
azonenberg_work has quit [Quit: Leaving.]
azonenberg_work has joined ##openfpga
Laksen has joined ##openfpga
pointfree has quit [Excess Flood]
pointfree has joined ##openfpga
rohitksingh has quit [Quit: Leaving.]
rohitksingh has joined ##openfpga
jevinskie has quit [Quit: My MacBook has gone to sleep. ZZZzzz…]
Bob_Dole has quit [Ping timeout: 260 seconds]
Bob_Dole has joined ##openfpga
jevinskie has joined ##openfpga
X-Scale has joined ##openfpga
pointfree has quit [Excess Flood]
pointfree has joined ##openfpga
digshadow-c is now known as digshadow
m4ssi has quit [Remote host closed the connection]
<pointfree>
This new irccloud bouncer is great.
<pointfree>
Looks like digshadow turned it on too. Works.
<digshadow>
pointfree: yeah still testing, but initial impressions good
pointfree has quit [Excess Flood]
pointfree has joined ##openfpga
<pointfree>
digshadow: irccloud just disconnected and reconnected me from freenode after I closed and reopened pidgin.
<digshadow>
pointfree: set the rooms as persistent in pidgin
<digshadow>
also IIRC it will only do that if you close the window, not pidgin itself
rohitksingh has quit [Ping timeout: 268 seconds]
rohitksingh has joined ##openfpga
<pointfree>
digshadow: irccloud says we will get channel backlog in 3rd party clients as well. "not yet"
feuerrot has quit [Ping timeout: 264 seconds]
feuerrot has joined ##openfpga
<digshadow>
pointfree: its no worse than it was before