<whitequark> oh i know
<whitequark> i can just pause on the next *command*
<TD-Linux> yeah admittedly I have a far more capable LA already so it's not super high priority to me
<awygle> FST is super cool, want
Miyu has quit [Ping timeout: 252 seconds]
<TD-Linux> slightly disappointed factory doesn't use the i2c applet to flash itself
<whitequark> TD-Linux: it predates the I2C applet
emeb has quit [Quit: Leaving.]
azonenberg_work has joined ##openfpga
unixb0y has quit [Ping timeout: 244 seconds]
unixb0y has joined ##openfpga
<TD-Linux> awygle, one discrepancy: R10 is 130 on the schematic and 390 on the pcb
<awygle> TD-Linux: thanks! that's the sync pullup?
<TD-Linux> yes
<TD-Linux> just finished sorting parts
<awygle> yeah, late change. not surprised. thanks for the report, i'll fix it in git
<azonenberg_work> whitequark: lol pullups/pulldowns
<TD-Linux> assembling it now https://www.twitch.tv/tdlinux
<azonenberg_work> whitequark: i thought about doing switchable PU/PD in starshipraider
<azonenberg_work> But it would have made the already massive io cell even bigger
<azonenberg_work> discrete pass transistors and resistors to vdd/vss would have been crazy
<azonenberg_work> one possible option for the next spin is to have a resistor to a tri-state output
<azonenberg_work> that can either drive high, drive low, or float
<azonenberg_work> slow level shifter driven by an i2c io expander maybe
<sorear> eventually azonenberg_work , completely consumed by the abyss, makes an i/o cell asic
<azonenberg_work> sorear: if i could buy an fpga io cell as a WLCSP
<azonenberg_work> with i2c configuration
<azonenberg_work> i probably would have, a long time ago
<azonenberg_work> no doubt whatsoever
<azonenberg_work> You know, i bet i could get more than enough performance on 180nm UMC
<azonenberg_work> the big issue would be packaging, batch fab processes normally don't do WLCSP or similar high density stuff
<azonenberg_work> i guess i could buy bare dies and wirebond at IOA...
<azonenberg_work> sorear: this is sounding frighteningly plausible now :p
<awygle> Don't batch fabs usually not do packaging?
<azonenberg_work> awygle: you can usually get them to package but it costs extra
<Bob_Dole> I've seen a few that claim to offer some packaging when I was last looking a couple years ago
<azonenberg_work> Bob_Dole: in any case i have access to a wire bonder at $dayjob
<azonenberg_work> so that would be the easiest and cheapest option
<azonenberg_work> ASIC starshipraider boards
<rqou> oh wtf
<azonenberg_work> rqou: we're bemoaning the lack of good level shifters
<rqou> are we really going this direction?
<azonenberg_work> (19:02:55) sorear: eventually azonenberg_work , completely consumed by the abyss, makes an i/o cell asic
<azonenberg_work> it's a shockingly possible option :P
<azonenberg_work> i could combine dozens of dies into one
<azonenberg_work> would make the io cell a LOT simpler
<whitequark> christ
<azonenberg_work> I know i dont have the design knowledge to do it yet
<azonenberg_work> But if i did, for a few thousand USD i could probably make enough of these to make all the starshipraiders i'd ever need
<whitequark> ... and glasgow
<rqou> i thought the min upfront cost would be around $10k?
<azonenberg_work> rqou: Depends on what process
<azonenberg_work> AMS 350nm might not be fast enough for what i want
<azonenberg_work> Cheapest process i see is AMS C35B40A, 350nm, for 650 EUR/mm^2 with a MOQ of 3.43 mm^2
<azonenberg_work> AMS 180nm HVCMOS H18A6 is 1200 EUR/mm^2, MOQ 5.55 mm^2
mumptai_ has joined ##openfpga
mumptai has quit [Ping timeout: 240 seconds]
rohitksingh has quit [Ping timeout: 252 seconds]
<TD-Linux> is the fx2 supposed to show up on usb out of the box
azonenberg_work has quit [Ping timeout: 268 seconds]
lain has quit [Ping timeout: 245 seconds]
azonenberg_work has joined ##openfpga
lain has joined ##openfpga
genii has quit [Remote host closed the connection]
Bike has quit [Quit: Lost terminal]
ayjay_t has quit [Read error: Connection reset by peer]
ayjay_t has joined ##openfpga
rohitksingh has joined ##openfpga
_whitelogger has joined ##openfpga
Hamilton has joined ##openfpga
Hamilton has quit [Remote host closed the connection]
Hamilton has joined ##openfpga
Hamilton has quit [Quit: Leaving]
rohitksingh has quit [Quit: Leaving.]
rohitksingh has joined ##openfpga
rohitksingh has quit [Quit: Leaving.]
rohitksingh has joined ##openfpga
rohitksingh1 has joined ##openfpga
rohitksingh has quit [Ping timeout: 252 seconds]
<travis-ci> whitequark/Glasgow#52 (master - 23699df : whitequark): The build passed.
s_frit has quit [Remote host closed the connection]
s_frit has joined ##openfpga
rohitksingh1 has quit [Quit: Leaving.]
rohitksingh has joined ##openfpga
Hamilton has joined ##openfpga
Hamilton has quit [Client Quit]
rohitksingh has quit [Quit: Leaving.]
rohitksingh has joined ##openfpga
Laksen has joined ##openfpga
Bike has joined ##openfpga
<whitequark> TD-Linux: yes
<whitequark> definitely
<whitequark> if it doesn't, clean the qfn solder bridges
<whitequark> hey rqou
<whitequark> i have an unidentified el thingy
<whitequark> how do i drive
<openfpga-github> [Glasgow] whitequark opened issue #64: Implement combined, zero-configuration reset for USB FIFO and applet https://github.com/whitequark/Glasgow/issues/64
<openfpga-github> [Glasgow] whitequark commented on issue #38: @awygle Do you remember what was your conclusion? Looking at the package, some B and G balls do present an issue...... https://github.com/whitequark/Glasgow/issues/38#issuecomment-427574861
scrts has quit [Ping timeout: 252 seconds]
<ZipCPU> rohitsingh: You around at all?
scrts has joined ##openfpga
<openfpga-github> [Glasgow] whitequark commented on issue #64: Oh and this also effectively breaks ^C as a way to interrupt applets, so it's kind of critical. https://github.com/whitequark/Glasgow/issues/64#issuecomment-427575663
calle__ has joined ##openfpga
mumptai_ has quit [Ping timeout: 244 seconds]
_whitelogger has joined ##openfpga
<rqou> whitequark: I've just been using commercial el inverters based on a blocking oscillator circuit
<whitequark> rqou: what's the waveform?
<rqou> idk haven't gotten to poking that yet :P
<rqou> this person poked at it but their analysis isn't very good (there are some waveforms somewhere on the blog though) http://ch00ftech.com/2012/10/02/dimming-el-wire-dreamcatcher/
Hamilton has joined ##openfpga
<openfpga-github> [Glasgow] kevinmehall commented on issue #64: The USB trick for this is to put your endpoints under a second interface descriptor with the same `bInterfaceNumber` but a nonzero `bAlternateSetting`. When you open the device, switch the interface to that altsetting. When your program releases the device (even by a kill or crash), the kernel resets the altsetting back to 0 and the device can stop or reset thi
<openfpga-github> [Glasgow] whitequark commented on issue #64: That is some very handy advice, thank you a lot! https://github.com/whitequark/Glasgow/issues/64#issuecomment-427586935
Laksen has quit [Ping timeout: 252 seconds]
azonenberg_work has quit [Ping timeout: 244 seconds]
rohitksingh has quit [Quit: Leaving.]
jcarpenter2 has quit [Ping timeout: 252 seconds]
jcarpenter2 has joined ##openfpga
Miyu has joined ##openfpga
<whitequark> gghhhh finally done
<openfpga-github> [Glasgow] whitequark pushed 2 new commits to master: https://github.com/whitequark/Glasgow/compare/23699df1c582...e88a18b80ccf
<openfpga-github> Glasgow/master e88a18b whitequark: applet.onfi: new applet.
<openfpga-github> Glasgow/master cd3924d whitequark: database.jedec: initial import of JEP106AV.
<travis-ci> whitequark/Glasgow#53 (master - e88a18b : whitequark): The build was broken.
Laksen has joined ##openfpga
<whitequark> uh... it's not actually applet.onfi even
<whitequark> because none of the flashes i found were onfi
<openfpga-github> [Glasgow] whitequark force-pushed master from e88a18b to a9bf8e8: https://github.com/whitequark/Glasgow/commits/master
<openfpga-github> Glasgow/master a9bf8e8 whitequark: applet.nand_flash: new applet.
<whitequark> what is the fucking point of having a standard if no one implements it
<whitequark> but some falsely claim to implement it
* whitequark stabs NAND flashes in the parameter page
<travis-ci> whitequark/Glasgow#54 (master - a9bf8e8 : whitequark): The build was fixed.
<rqou> nyaand flash
<whitequark> great, *another* non-ONFI flash
<whitequark> cursed
<whitequark> 00000000 4d 75 6c 74 69 53 65 63 74 6f 72 42 6f 6f 74 00 |MultiSectorBoot.|
<whitequark> 000001f0 00 00 00 00 41 63 74 42 72 6d aa 55 02 cb db 66 |....ActBrm.U...f|
<whitequark> huh
<whitequark> that... doesn't google?
<whitequark> like, exactly zero results?
<whitequark> really?
<fseidel> chinese hax confirmed
<jn__> too much firmware out there hasn't been publicly RE'd
azonenberg_mobil has joined ##openfpga
AndChat|71489 has joined ##openfpga
azonenberg_mobil has quit [Ping timeout: 260 seconds]
azonenberg_mobil has joined ##openfpga
AndChat|71489 has quit [Ping timeout: 252 seconds]
s_frit has quit [Remote host closed the connection]
s_frit has joined ##openfpga
<steve|m> or is this just a coincidence?
<whitequark> steve|m: which one?
<whitequark> oh hm
<steve|m> MBRCF*.BIN files have signature 'ActBrm' at offset 0x1f4 followed by 0xaa and 0x55. There is also 32bit checksum stored at 0x1fc
<whitequark> interesting
<mithro> whitequark: Halloween is coming up! You should do a "Technology house of horrors" and include all your cursed items :-P
<qu1j0t3> every day is tech halloween
AndChat|71489 has joined ##openfpga
Laksen has quit [Quit: Leaving]
AndChat|71489 has quit [Remote host closed the connection]
azonenberg_mobil has quit [Ping timeout: 252 seconds]
<whitequark> lol
* qu1j0t3 is living this
<lain> lol
Hamilton2 has joined ##openfpga
Hamilton2 has quit [Client Quit]
Hamilton has quit [Ping timeout: 246 seconds]
parport0 has quit [Ping timeout: 252 seconds]
parport0 has joined ##openfpga
moho2 has quit [Quit: WeeChat 2.0.1]
moho1 has joined ##openfpga
azonenberg_mobil has joined ##openfpga
azonenberg_mobil has quit [Client Quit]
azonenberg_mobil has joined ##openfpga
indy_ is now known as indy
<openfpga-github> [Glasgow] whitequark opened issue #65: Add a logic analyzer mode https://github.com/whitequark/Glasgow/issues/65
rofl_ has joined ##openfpga
jcarpenter2 has quit [Ping timeout: 245 seconds]
rofl_ has quit [Ping timeout: 268 seconds]
jcarpenter2 has joined ##openfpga
pointfree is now known as pointfree_
pointfree_ is now known as pointfree
calle__ has quit [Quit: Verlassend]
azonenberg_mobil has quit [Remote host closed the connection]
<TD-Linux> for whatever reason, the fx2 really doesn't like to self center.
<TD-Linux> got it almost there - generating the 12mhz clock, but not quite enough to get usb to work. will mess with it a bit more now