<TD-Linux> go full power9 and don't use paste at all
<gruetzkopf> ibm sure likes compression-pad-on-pad
<gruetzkopf> the bane of all origin2000 owners
<awygle> damn ccga's are wild
<awygle> especially the spring ones
<gruetzkopf> yes
<gruetzkopf> there's companies that provide bga>cga service
<TD-Linux> anyone done an in-pcb transformer? I really want to do a psu with one at some point
<awygle> uh I've done something quite similar for rf but never for a psu
<azonenberg_work> TD-Linux: i've seen them
<azonenberg_work> never used one
wpwrak has quit [Ping timeout: 268 seconds]
azonenberg_work has quit [Read error: Connection reset by peer]
emeb has quit [Quit: Leaving.]
ayjay_t has quit [Read error: Connection reset by peer]
ayjay_t has joined ##openfpga
azonenberg_work has joined ##openfpga
ayjay_t has quit [Read error: Connection reset by peer]
ayjay_t has joined ##openfpga
ayjay_t has quit [Read error: Connection reset by peer]
ayjay_t has joined ##openfpga
azonenberg_work has quit [Read error: Connection reset by peer]
unixb0y has quit [Ping timeout: 252 seconds]
unixb0y has joined ##openfpga
indy has quit [Read error: Connection reset by peer]
ayjay_t has quit [Read error: Connection reset by peer]
ayjay_t has joined ##openfpga
indy has joined ##openfpga
GenTooMan has joined ##openfpga
Miyu has quit [Ping timeout: 252 seconds]
mumptai_ has joined ##openfpga
mumptai has quit [Ping timeout: 268 seconds]
GenTooMan has quit [Quit: Leaving]
kmehall has quit [Remote host closed the connection]
ayjay_t has quit [Read error: Connection reset by peer]
ayjay_t has joined ##openfpga
ayjay_t has quit [Read error: Connection reset by peer]
ayjay_t has joined ##openfpga
ayjay_t has quit [Read error: Connection reset by peer]
ayjay_t has joined ##openfpga
kmehall has joined ##openfpga
genii has joined ##openfpga
[X-Scale] has joined ##openfpga
wpwrak has joined ##openfpga
X-Scale has quit [Ping timeout: 240 seconds]
[X-Scale] is now known as X-Scale
genii has quit [Remote host closed the connection]
Bike has quit [Quit: Lost terminal]
azonenberg_work has joined ##openfpga
<azonenberg_work> rqou: https://i.imgur.com/pRqojO2.jpg what do you see?
rohitksingh has joined ##openfpga
<jcarpenter2> i see a bag on the ceiling
ayjay_t has quit [Read error: Connection reset by peer]
ayjay_t has joined ##openfpga
rohitksingh has quit [Ping timeout: 252 seconds]
<azonenberg_work> jcarpenter2: yes there is a cover on the smoke detector until we finish construction
<azonenberg_work> to avoid clogging the sensor
<azonenberg_work> But more to the point, there is a LIGHT FIXTURE
<azonenberg_work> And it has POWER
<azonenberg_work> :D
<jcarpenter2> what is that building?
<azonenberg_work> jcarpenter2: my new (to me) house
<jcarpenter2> awesome
<azonenberg_work> Built in 1977, smoked in for 30 years ending a couple years ago
<azonenberg_work> when the owner moved out because her husband had died of lung cancer :p
<azonenberg_work> I got a good price and bought it with intent to gut and decontaminate
<jcarpenter2> cool
<azonenberg_work> removed all sheetrock, all insulation, and (for other reasons) the entire electrical cable plant
<azonenberg_work> plus studs in a couple of rooms that were improperly framed
<azonenberg_work> now we're putting it back together
<azonenberg_work> this is the first room to have working lights
<azonenberg_work> The lights in one half of the lab were wired up a while ago but i cant turn power on because the other half isnt finished and i have bare wires dangling from the ceiling
<azonenberg_work> The cable trays are pretty empty now because i havent hooked up most of the stuff yet
<azonenberg_work> i'll be pulling about half a mile of fiber and cat5 by the time the project is done
<jcarpenter2> so i bought a book on verilog, since i am having a very hard time learning it from the materials that exist online
<jcarpenter2> my processor design is proceeding on schedule
<jcarpenter2> i'm planning on employing 2's compliment for integer representation, because it seems to be mathematically elegant
<jcarpenter2> see sum{x>=1} 2^x = -1
<jcarpenter2> however i do not plan on including floating points: there shall be integer types, and there shall be decimal types
<jcarpenter2> floating points ranging from 0.0 to (2^n-1)/2^n for n bits
<azonenberg_work> My previous designs were all integer
<azonenberg_work> most of the time for embedded stuff i find that i am better off doing fixed point
<jcarpenter2> s/floating points/decimals/ of course
<azonenberg_work> addition and subtraction work the same as with integers, multiplication and division just involve a bit of bitshifting plus a normal mul/div
ayjay_t has quit [Read error: Connection reset by peer]
<jcarpenter2> right
ayjay_t has joined ##openfpga
<jcarpenter2> well not a *very* hard time, but i'm thinking a book could be a little more comprehensive while still being approachable
<jcarpenter2> lol
rohitksingh has joined ##openfpga
rohitksingh has quit [Quit: Leaving.]
azonenberg_work has quit [Ping timeout: 246 seconds]
azonenberg_work has joined ##openfpga
rohitksingh has joined ##openfpga
ayjay_t has quit [Read error: Connection reset by peer]
ayjay_t has joined ##openfpga
azonenberg_work has quit [Read error: Connection reset by peer]
azonenberg_work has joined ##openfpga
Miyu has joined ##openfpga
Miyu has quit [Ping timeout: 272 seconds]
azonenberg_work has quit [Read error: Connection reset by peer]
Hamilton has joined ##openfpga
azonenberg_work has joined ##openfpga
dingbat has quit [Quit: Connection closed for inactivity]
<travis-ci> whitequark/Glasgow#51 (master - 23699df : whitequark): The build passed.
GuzTech has joined ##openfpga
Hamilton has quit [Ping timeout: 244 seconds]
digshadow has joined ##openfpga
xdeller_ has joined ##openfpga
specing_ has joined ##openfpga
knielsen_ has joined ##openfpga
wolfspra1l has joined ##openfpga
lineprinter_ has joined ##openfpga
iximeow_ has joined ##openfpga
bcoppens_ has joined ##openfpga
WilhelmV1nWeiner has joined ##openfpga
jn___ has joined ##openfpga
parport0 has quit [Ping timeout: 240 seconds]
specing has quit [Ping timeout: 240 seconds]
knielsen has quit [Ping timeout: 240 seconds]
wolfspraul has quit [Ping timeout: 240 seconds]
bcoppens has quit [Ping timeout: 240 seconds]
xdeller has quit [Ping timeout: 240 seconds]
iximeow has quit [Ping timeout: 240 seconds]
nurelin has quit [Ping timeout: 240 seconds]
jn__ has quit [Ping timeout: 240 seconds]
WilhelmVonWeiner has quit [Ping timeout: 240 seconds]
cnomad has quit [Ping timeout: 240 seconds]
specing_ is now known as specing
kiboneu has joined ##openfpga
nurelin has joined ##openfpga
knielsen_ is now known as knielsen
jn___ is now known as jn__
bcoppens_ is now known as bcoppens
bcoppens has quit [Changing host]
bcoppens has joined ##openfpga
<keesj> does one know how where I can read about the mapping between external pins and the banks? (Still on ice40up5k)
<sensille> i'm at the same point for the ecp5 :)
<sensille> there is a pinout.csv
Bike has joined ##openfpga
<sensille> keesj: like that:
<sensille> PAD,Pin/Ball Function,Bank,Dual Function,Differential,High Speed,DQS,CABGA381,CSFBGA285,CABGA256
<sensille> 1,PL2A,7,-,True_OF_PL2B,TRUE,LDQ8,A4,C12,B1
<sensille> is that what you're searching for?
mumptai_ has quit [Quit: Verlassend]
mumptai_ has joined ##openfpga
mumptai_ has quit [Client Quit]
mumptai has joined ##openfpga
steve|m has joined ##openfpga
mumptai has quit [Read error: Connection reset by peer]
mumptai has joined ##openfpga
GuzTech has quit [Quit: Leaving]
rohitksingh has quit [Quit: Leaving.]
emeb has joined ##openfpga
rohitksingh has joined ##openfpga
rohitksingh has quit [Quit: Leaving.]
mumptai has quit [Read error: Connection reset by peer]
mumptai has joined ##openfpga
genii has joined ##openfpga
azonenberg_work has quit [Ping timeout: 245 seconds]
GenTooMan has joined ##openfpga
dingbat has joined ##openfpga
soylentyellow has quit [Read error: Connection reset by peer]
WilhelmV1nWeiner has quit [Quit: leaving]
WilhelmVonWeiner has joined ##openfpga
kiboneu is now known as cnomad
Miyu has joined ##openfpga
Laksen has joined ##openfpga
iximeow_ is now known as iximeow
<keesj> sensille: yes indeed
digshadow has quit [Quit: Leaving.]
soylentyellow has joined ##openfpga
scrts has quit [Remote host closed the connection]
scrts has joined ##openfpga
scrts has quit [Remote host closed the connection]
scrts has joined ##openfpga
scrts has quit [Remote host closed the connection]
scrts has joined ##openfpga
Laksen has quit [Quit: Leaving]
azonenberg_work has joined ##openfpga
Miyu has quit [Ping timeout: 268 seconds]
mumptai has quit [Remote host closed the connection]
azonenberg_work has quit [Ping timeout: 272 seconds]
azonenberg_work has joined ##openfpga
lineprinter_ is now known as parport0
genii has quit [Remote host closed the connection]
emeb has quit [Quit: Leaving.]