<cr1901_modern>
Well, operation "squeeze yosys into small amount of RAM" failed LOL
<tpb>
Title: William D. Jones: "Well, this is never something I want to see LOL..." - Mastodon (at mastodon.social)
ZipCPU has joined #yosys
ZipCPU has quit [Read error: Connection reset by peer]
ZipCPU has joined #yosys
xerpi has quit [Quit: Leaving]
kraiskil has quit [Read error: Connection reset by peer]
jwhitmore has joined #yosys
jwhitmore has quit [Ping timeout: 244 seconds]
lutsabound has quit [Quit: Connection closed for inactivity]
<TD-Linux>
is that your router
<sorear>
Adjacent toots suggest an old rpi
<TD-Linux>
wow one of the 256MB ones
pie_ has joined #yosys
<sorear>
Armv6 so…
kraiskil has joined #yosys
leviathanch has quit [Read error: Connection reset by peer]
lutsabound has joined #yosys
leviathan has joined #yosys
leviathan has quit [Remote host closed the connection]
leviathan has joined #yosys
<awygle>
needs swap space
pie_ has quit [Remote host closed the connection]
pie_ has joined #yosys
<cr1901_modern>
BSD disklabel makes it difficult to add swap I think
<cr1901_modern>
In any case, yes it's an original Model A Pi
m_w has quit [Ping timeout: 240 seconds]
m_w has joined #yosys
m_w_ has joined #yosys
m_w has quit [Ping timeout: 260 seconds]
jwhitmore has joined #yosys
kraiskil has quit [Ping timeout: 245 seconds]
promach_ has quit [Ping timeout: 240 seconds]
<cr1901_modern>
So anyways,aAccording to SystemVerilog Annex C, defparam is a candidate for deprecation. Does anyone know of an alternate way to set parameters within a module hierarchy that doesn't involve "parameterizing every single parameter for every submodule at the top level"? (I'm guessing the answer is "no", but still curious...)
kraiskil has joined #yosys
leviathan has quit [Read error: Connection reset by peer]