sb0 changed the topic of #m-labs to: ARTIQ, Migen, MiSoC, Mixxeo & other M-Labs projects :: fka #milkymist :: Logs http://irclog.whitequark.org/m-labs
sb0 has joined #m-labs
<GitHub51> [artiq] sbourdeauducq commented on commit 708c25b: Why? https://git.io/v1ysn
<GitHub152> [artiq] sbourdeauducq pushed 1 new commit to master: https://git.io/v1ys2
<GitHub152> artiq/master 6b99858 Sebastien Bourdeauducq: rtio: use same reset for counter_rtio whatever the interface delay is
<bb-m-labs> build #271 of artiq-board is complete: Success [build successful] Build details are at http://buildbot.m-labs.hk/builders/artiq-board/builds/271
<bb-m-labs> build #1170 of artiq is complete: Failure [failed python_unittest_1] Build details are at http://buildbot.m-labs.hk/builders/artiq/builds/1170 blamelist: Sebastien Bourdeauducq <sb@m-labs.hk>
<GitHub126> [artiq] sbourdeauducq commented on issue #637: > just getting the emulator to cooperate and to export basic MiSoC peripherals like the timer and mailbox is a major work.... https://git.io/v1y8a
_rht has joined #m-labs
rohitksingh_work has joined #m-labs
rohitksingh_work has quit [Client Quit]
<sb0> rjo, how far are you into the new pdq code?
<sb0> shall we get this over soon?
<sb0> whitequark, how do you plan on getting rid of the runtime/ and runtime.rs/ folders? we need to reorganize the firmware to support different targets (runtime, drtio satellite manager)
<sb0> those will share code like i2c bitbanging stuff and clock chip drivers
<whitequark> sb0: by killing lwip, and moving the remainig glue C file into the rust stuff, and building it through cargo likely
<whitequark> as for reorganize: there are several ways
<whitequark> I think an elegant one is putting the HAL in its own crate, and then masking features in it using #[cfg(feature = "i2c")] and such
<GitHub175> [smoltcp] whitequark pushed 2 new commits to master: https://git.io/v1yEd
<GitHub175> smoltcp/master 3377b91 whitequark: Implement network part of communication through UDP sockets.
<GitHub175> smoltcp/master 659f6ed whitequark: Implement UDP sockets.
<whitequark> ok, that's almost all of the buffering story done. let me finish them this evening...
_rht has quit [Quit: Connection closed for inactivity]
<GitHub84> [artiq] jordens commented on commit 708c25b: There is no rtio clock yet. And dac_setup will do it later anyway. https://git.io/v1ywX
<mithro> Is there a good example of a test which writes some values to CSR registers and then reads output signals? I think https://github.com/m-labs/misoc/blob/master/misoc/test/test_spi.py is an okay style to copy?
<sb0> mithro, yes or you can even not map the csrs on a bus, look at the artiq drtio tests
<sb0> there are some rough edges with that, e.g. write_from_dev doesn't work
<sb0> mithro, how are the docs?
<mithro> sb0: On my todo list for this week, as soon as we (IE _florent_) gets the encoder stuff working I'll be looking at it
<mithro> sb0: Just sent a pull request with some minor docs :-P
<GitHub147> [misoc] sbourdeauducq pushed 1 new commit to master: https://git.io/v1yP2
<GitHub147> misoc/master 25d9e5d Tim 'mithro' Ansell: Adding some documentation to code_8b10b.py
<bb-m-labs> build #185 of misoc is complete: Success [build successful] Build details are at http://buildbot.m-labs.hk/builders/misoc/builds/185
rqou has quit [Quit: ZNC 1.6.3+deb1 - http://znc.in]
rqou has joined #m-labs
<rjo> sb0: pdq needs kernel support still.
<GitHub149> [artiq] jordens opened issue #641: startup_kernels hang https://git.io/v1yyv
<sb0> rjo, are you sure it's the cri/dma changes that broke the startup kernels?
<sb0> if it contains an empty run() it shouldn't touch that part... hm
<rjo> it worked before i merged master.
<bb-m-labs> build #272 of artiq-board is complete: Success [build successful] Build details are at http://buildbot.m-labs.hk/builders/artiq-board/builds/272
<rjo> i.e. from that perspective it happened betwee 68de724 and 4b61020
<mithro> My simtest seems to be stuck in some way on the following statement -> http://paste.debian.net/902280/
<mithro> Hrm, it seems to be actually something to do with the fsm that I'm using
<rjo> sb0: maybe the fact that phaser has no rtio clock at that point triggers the bug. but it worked fine before.
<mithro> Ahh, it's because I'm not using NextValue...
<bb-m-labs> build #1171 of artiq is complete: Failure [failed python_unittest_1] Build details are at http://buildbot.m-labs.hk/builders/artiq/builds/1171
kuldeep_ has joined #m-labs
kuldeep has quit [Ping timeout: 268 seconds]
mumptai has joined #m-labs
mithro has quit [Ping timeout: 258 seconds]
flaviusb has quit [Ping timeout: 258 seconds]
xt5 has quit [Quit: Page closed]
sandeepkr has joined #m-labs
rohitksingh has joined #m-labs
sandeepkr has quit [Remote host closed the connection]
sandeepkr has joined #m-labs
mithro has joined #m-labs
sb0 has left #m-labs ["Leaving"]
sb0 has joined #m-labs
sb0 has left #m-labs ["Leaving"]
sb0 has joined #m-labs
mumptai has quit [Ping timeout: 245 seconds]
rohitksingh has quit [Read error: Connection reset by peer]
rohitksingh has joined #m-labs
acathla has quit [Quit: Coyote finally caught me]
acathla has joined #m-labs
cr1901_modern has quit [Read error: Connection reset by peer]
rohitksingh has quit [Quit: Leaving.]
mumptai has joined #m-labs
<GitHub166> [artiq] dleibrandt opened issue #642: HasEnvironment prepare method https://git.io/v19GN
flaviusb has joined #m-labs
cr1901_modern has joined #m-labs