mumptai has quit [Ping timeout: 256 seconds]
[florian] has quit [*.net *.split]
Zougloub has quit [*.net *.split]
[florian] has joined #m-labs
Zougloub has joined #m-labs
mumptai has joined #m-labs
Gurty has quit [*.net *.split]
fengling has joined #m-labs
Gurty has joined #m-labs
fengling has quit [*.net *.split]
Gurty has quit [*.net *.split]
mog has quit [*.net *.split]
fengling has joined #m-labs
Gurty has joined #m-labs
mog has joined #m-labs
mog has quit [*.net *.split]
mog has joined #m-labs
fengling_ has joined #m-labs
fengling has quit [Ping timeout: 256 seconds]
Zougloub has quit [Ping timeout: 276 seconds]
Zougloub has joined #m-labs
fengling_ has quit [Ping timeout: 245 seconds]
fengling_ has joined #m-labs
antgreen has joined #m-labs
mog has quit [Read error: Connection reset by peer]
mog has joined #m-labs
Bertl_zZ is now known as Bertl
Bertl is now known as Bertl_oO
Alain_ has joined #m-labs
fengling__ has joined #m-labs
fengling_ has quit [Ping timeout: 244 seconds]
fengling has joined #m-labs
fengling__ has quit [Ping timeout: 256 seconds]
fengling has quit [Quit: WeeChat 1.0]
Bertl_oO is now known as Bertl
antgreen has quit [Ping timeout: 252 seconds]
Zougloub has quit [Ping timeout: 264 seconds]
sb0 has joined #m-labs
Zougloub has joined #m-labs
sb0 has quit [Read error: Connection reset by peer]
<
GitHub39>
misoc/master a160b04 Florent Kermarrec: init repo
<
GitHub39>
misoc/master 0826811 Florent Kermarrec: etherbone: import core from Robert Jordens
<
GitHub39>
misoc/master 46c4841 Florent Kermarrec: mac: import files from MiSoC
jwbritto has joined #m-labs
<
jwbritto>
Yann, Any luck with the KC705 board file?
<
ysionneau>
jwbritto: hi, Joe, I just sent you some patches
<
ysionneau>
sorry for the delay
<
jwbritto>
Got it. :)
<
ysionneau>
I'm trying to synthesize it right, now, but it takes something like 10 minutes to do it
<
ysionneau>
and so far I didn't manage to get it working
<
ysionneau>
I hope you will find the issue
<
ysionneau>
jwbritto: ok now the Placer accepts to use a non clock-dedicated pin, let's see if it goes all the way to bitstream generation
<
ysionneau>
placement done, going through routing...
<
ysionneau>
routing done
<
ysionneau>
humm it fails during "write_bitstream" almost there !
<
ysionneau>
ah there is an issue with the pin location generation, it ends up putting
<
ysionneau>
set_property LOC LA07_N [get_ports dds_d[6]]
<
ysionneau>
LA07_N instead of the real ball name of the fpga
<
ysionneau>
issue comes from there return "set_property LOC " + c.identifiers[0] (mibuild/xilinx_vivado.py)
<
ysionneau>
jwbritto: still reading me?
<
ysionneau>
jwbritto just sent you something to fix by email
<
ysionneau>
I forgot to put "LPC:" in front of both LA07_N and LA17_CC_N line 40 of artiq_kc705.py
* ysionneau
restarts synthesis and prays
<
jwbritto>
We're trying this now.
<
ysionneau>
ok, I'm also trying at the same time
<
ysionneau>
but this Vivado tool takes forever to process
<
jwbritto>
We found the same problem with Vivado. SB is switching back to ISE.
<
jwbritto>
Which he says compiles far faster.
<
ysionneau>
oh, but ISE can synthesize for Kintex 7 of KC705??
<
ysionneau>
(yes it does compile faster)
<
ysionneau>
jwbritto: when you say, in your email, that you applied the patches, did you also add the missing "LPC:" ?
<
ysionneau>
ok good
<
ysionneau>
jwbritto synthesis just finished here with Vivado, I have a bitstream file. Do you want me to send it to you?
<
ysionneau>
jwbritto: does it provide a working SoC with access to FMC I/O?
antgreen has joined #m-labs
Bertl is now known as Bertl_zZ
Alain_ has quit [Quit: ChatZilla 0.9.91.1 [Firefox 35.0.1/20150122214805]]
<
ysionneau>
heading to bed now, good luck with the board testing jwbritto !