<tnt>
Adding constraint for the LF/HFOSC is pretty easy :p
azonenberg_work has joined ##openfpga
Miyu has quit [Ping timeout: 245 seconds]
lexano has joined ##openfpga
<tnt>
daveshah: Now the question is how I can get this upstreamed :p Do you prefer one large PR with "ice40 improvements" and all the stuff in it (still split in commits of course) ? Or should I go small pieces by small pieces ?
lovepon has quit [Ping timeout: 244 seconds]
<_whitenotifier>
[whitequark/Glasgow] whitequark pushed 3 commits to master [+1/-1/±5] https://git.io/fpcAi
<SolraBizna>
why is it so hard to implement complicated serial protocols from a shell script
futarisIRCcloud has quit [Quit: Connection closed for inactivity]
<whitequark>
why are you trying to do cursed things
<azonenberg_work>
lol
<azonenberg_work>
whitequark: always with the good questions ;p
<SolraBizna>
when I didn't realize how much the Arduino's bootloader was going to get in the way, it was because I didn't want to raise a barrier to running these tests on random other Linux systems
<SolraBizna>
who knew I was raising a barrier to myself running these tests at all :O
pie_ has quit [Ping timeout: 256 seconds]
lovepon has quit [Ping timeout: 250 seconds]
<daveshah>
mithro/tnt: I will work on derived timing constraints as part of my university project
<daveshah>
So no need to worry about this, it's on list for the near future
m4ssi has joined ##openfpga
Miyu has joined ##openfpga
gnufan has quit [Ping timeout: 245 seconds]
Flea86 has joined ##openfpga
<tnt>
daveshah: ok :)
<tnt>
daveshah: btw, did you see my question about the best way to get all that upstreamed ?
<daveshah>
tnt: there are no regressions against master now?
<daveshah>
In which case, run make clangformat and submit a PR
<daveshah>
We always prefer smaller and more frequent PRs
<tnt>
yup, it all works. Just finished cleaning up all the commits. I can probably make 4 PRs (1) generic placement improvement (2) Misc small fixes (3) Globalnet support for PLL/SB_IO/HFOSC/LFOSC (4) RGBA support . But they sort of depend of each other (at least 2,3,4 ... mostly because of some helpers functions) so I'll need to wait for the previous one to be merged before submitting the next.
<daveshah>
1 PR is fine in this case too
<tnt>
Mmm, make clangformat just says "No such file or directory"
<tnt>
Oh ... but it did actually do stuff.
<tnt>
Gotta go now, but I'll merge those formatting fixes in their respective commits this afternoon and open the PR.
<tnt>
"If you always want to see commits in order, we recommend not using git rebase" ...
<tnt>
WTF github ...
<tnt>
daveshah: tx. I would recommend using git rahter than the web interface, because making sense of the logic between them when they're shuffled is going to be tricky :p
Bike has quit [Ping timeout: 272 seconds]
rohitksingh_wor1 has quit [Read error: Connection reset by peer]
Bike has joined ##openfpga
rohitksingh has joined ##openfpga
m4ssi has quit [Remote host closed the connection]
jevinskie has quit [Quit: My MacBook has gone to sleep. ZZZzzz…]
m4ssi has joined ##openfpga
Flea86 has quit [Quit: Goodbye and thanks for all the dirty sand ;-)]
<daveshah>
also should be cell->attrs in the assign function
<cr1901_modern>
tnt: Yea sorry I didn't have time to test your PR. Unforeseen circumstances.
<tnt>
daveshah: oh yeah right, this was untested, just to see if I understood correctly.
<tnt>
cr1901_modern: it's ok, in the end, turns out I have a tinyfpga BX :p
<cr1901_modern>
Cool, then I imagine you can test on your end then :)?
<tnt>
cr1901_modern: yeah, that's been fixed.
<tnt>
cr1901_modern: turned out to be that the PLL selected by nextpnr didn't exist in that chip :p
GenTooMan has joined ##openfpga
rohitksingh has joined ##openfpga
rohitksingh has quit [Ping timeout: 245 seconds]
<tnt>
daveshah: Where would you put that constatns ? (64).
<tnt>
daveshah: Also, yeah, I picked 64 because I actually wanted mult and ramb of the ice40 in there ... trying random places to find one to swap with seemed a bit of a waste for ram as well. And sure you loose the radius check, but I'm not sure how much that's an issue.
<daveshah>
yeah, should be fine for BRAM actually
<daveshah>
put the constant in Placer1Cfg for now
rohitksingh has joined ##openfpga
m4ssi has quit [Quit: Leaving]
ym has quit [Remote host closed the connection]
mumptai has joined ##openfpga
m_w has joined ##openfpga
rohitksingh has quit [Ping timeout: 250 seconds]
<mithro>
whitequark: Do you have an list of your "magic" mangled C++ symbols anywhere?
<q3k>
Traceback (most recent call last):
<q3k>
File "/build/source/ecp5/trellis_import.py", line 381, in <module>
<q3k>
main()
<q3k>
File "/build/source/ecp5/trellis_import.py", line 376, in main