wpwrak has quit [Ping timeout: 240 seconds]
wpwrak has joined ##openfpga
lovepon has joined ##openfpga
Ellied has joined ##openfpga
Ellied has quit [Client Quit]
Ellied has joined ##openfpga
Miyu has quit [Ping timeout: 260 seconds]
unixb0y has quit [Ping timeout: 245 seconds]
unixb0y has joined ##openfpga
_whitelogger has joined ##openfpga
m_w has joined ##openfpga
m_w has quit [Remote host closed the connection]
GenTooMan has quit [Quit: Leaving]
_whitelogger has joined ##openfpga
_whitelogger has joined ##openfpga
Xark has quit [Ping timeout: 252 seconds]
Xark has joined ##openfpga
rohitksingh has joined ##openfpga
rohitksingh has quit [Ping timeout: 272 seconds]
_whitelogger has joined ##openfpga
rohitksingh has joined ##openfpga
_whitelogger has joined ##openfpga
rohitksingh has quit [Ping timeout: 240 seconds]
Bob_Dole has quit [Ping timeout: 250 seconds]
Bob_Dole has joined ##openfpga
Bob_Dole has quit [Remote host closed the connection]
Bob_Dole has joined ##openfpga
rohitksingh has joined ##openfpga
rohitksingh has quit [Ping timeout: 250 seconds]
Miyu has joined ##openfpga
Miyu has quit [Ping timeout: 252 seconds]
rohitksingh has joined ##openfpga
rohitksingh has quit [Remote host closed the connection]
rohitksingh has joined ##openfpga
Ellied has quit [Ping timeout: 252 seconds]
Ellied has joined ##openfpga
<_whitenotifier> [whitequark/Yumewatari] whitequark pushed 2 commits to master [+8/-4/±4] https://git.io/fpclt
<_whitenotifier> [whitequark/Yumewatari] whitequark e567d51 - Reorganize PHY code for further expansion.
<_whitenotifier> [whitequark/Yumewatari] whitequark 78354a5 - Rename test files so that test runners can autodiscover them.
<_whitenotifier> [whitequark/Yumewatari] whitequark pushed 1 commit to master [+0/-0/±4] https://git.io/fpclq
<_whitenotifier> [whitequark/Yumewatari] whitequark 90fe58b - gateware.phy: add a very crude parody on LTSSM.
lovepon has quit [Ping timeout: 264 seconds]
rohitksingh has quit [Ping timeout: 240 seconds]
rofl_ has quit [Read error: Connection reset by peer]
jcarpenter2 has joined ##openfpga
rohitksingh has joined ##openfpga
rohitksingh has quit [Ping timeout: 268 seconds]
rohitksingh has joined ##openfpga
rohitksingh has quit [Ping timeout: 252 seconds]
rohitksingh has joined ##openfpga
rohitksingh has quit [Ping timeout: 240 seconds]
<openfpga-github> [Glasgow] whitequark pushed 1 new commit to master: https://github.com/whitequark/Glasgow/commit/eed0dcc9a719625c3e010077c7faf657022fd143
<openfpga-github> Glasgow/master eed0dcc whitequark: applet.spi.flash_25c: show read progress.
<travis-ci> whitequark/Glasgow#143 (master - eed0dcc : whitequark): The build has errored.
rohitksingh has joined ##openfpga
rohitksingh has quit [Ping timeout: 252 seconds]
<openfpga-github> [Glasgow] whitequark pushed 2 new commits to master: https://github.com/whitequark/Glasgow/compare/eed0dcc9a719...33364f7442c5
<openfpga-github> Glasgow/master 28cd909 whitequark: firmware: update for newer libfx2.
<openfpga-github> Glasgow/master 33364f7 whitequark: firmware: fix operator precedence issue.
<travis-ci> whitequark/Glasgow#144 (master - 33364f7 : whitequark): The build has errored.
rohitksingh has joined ##openfpga
rohitksingh has quit [Remote host closed the connection]
_whitelogger has joined ##openfpga
Laksen has joined ##openfpga
Patater has quit [Quit: Explodes into a thousand pieces]
Patater has joined ##openfpga
Patater has quit [Quit: Explodes into a thousand pieces]
Patater has joined ##openfpga
Miyu has joined ##openfpga
Patater has quit [Quit: Explodes into a thousand pieces]
Patater has joined ##openfpga
lexano has quit [Ping timeout: 264 seconds]
rohitksingh has joined ##openfpga
<tnt> whitequark: just curious, can you run multiple applets at once on different pins ? (haven't really been able to run the code for real yet :p)
jevinskie has quit [Quit: My MacBook has gone to sleep. ZZZzzz…]
<sorear> that's been discussed as a design requirement
<tnt> Yeah, I did see that in the readme. But I'm not sure if it's implemented.
<tnt> Also, a quick look at the code made me think it might be limited to 2 applets max ?
jevinskie has joined ##openfpga
rohitksingh has quit [Ping timeout: 240 seconds]
rohitksingh has joined ##openfpga
GenTooMan has joined ##openfpga
lovepon has joined ##openfpga
mumptai has joined ##openfpga
pie_ has joined ##openfpga
rohitksingh has quit [Ping timeout: 252 seconds]
<pie_> apparently this is a thing https://deskthority.net/wiki/Holtite , which makes sense. but i dont know why they chose such an expensive model
<whitequark> tnt: it is not implemented yet
<whitequark> the 2 applet limitation is temporary
<whitequark> it's mostly an UI issue
<pie_> hm thats interesting, theyre solderless
<mithro> whitequark: USB makes sense now!
<mithro> whitequark: I was staring at the low level USB traces and looking at the J/K symbols and my mind kept seeing "ha jk" (as in joking) -- it's clear that USB was a practical joke that everyone mistook for a real protocol!
<whitequark> lol
<whitequark> yse
<mithro> whitequark: Its right there in the low level protocol :-P
SpaceCoaster has quit [Ping timeout: 252 seconds]
SpaceCoaster has joined ##openfpga
<tnt> daveshah: Is there some subtle connections between the fabric PLLOUT_B of a PLL and the HFOSC ?!?
<daveshah> tnt: it's not something I've seen
<daveshah> But I'm not sure I've tested that either
<tnt> I have a PLL with both output connected (through fabric, not global). I also have global promotion disabled. Things works fine, I can blink 2 leds. I add a HFOSC (with global output and the required bits to make that work added) to blink a third led. And then ... the led linked to the PLL second output stops working.
<tnt> arachneworks fine. But I don't see anything I'd consider relevant in the 2 bitstream difference.
<daveshah> Very odd
<daveshah> Can you check if this also affects different seeds in nextpnr?
<tnt> daveshah: huh ... trying random seeds, I now have a bitstream where the PLL output A stopped working.
<tnt> (but output B works)
<tnt> Mmm, it might just be tht clock distribution through the fabric just incurs too much skew between different flip flops and the logic fails miserably.
<daveshah> Yes that is quite possible
<daveshah> Might be worth testing just by scoping the raw clock outputs rather than with the counter
<tnt> Well, feeding the fabric output to a SB_GB always works AFAICT.
<tnt> (scope is ... far away :p)
<tnt> Anyway, at least it's not an arachne regression, so I can look at that specific issue later.
<tnt> and continue cleaning up HF/LF global out support ...
<daveshah> Sure sounds sensible
<daveshah> Thanks for your work!
mumptai has quit [Quit: Verlassend]
<_whitenotifier> [whitequark/Glasgow] whitequark pushed 1 commit to master [+4/-0/±1] https://git.io/fpcHC
<_whitenotifier> [whitequark/Glasgow] whitequark a2df0aa - applet.jtag.arc: new applet.
<_whitenotifier> [Glasgow] Pending. The Travis CI build is in progress - https://travis-ci.org/whitequark/Glasgow/builds/456742712?utm_source=github_status&utm_medium=notification
<_whitenotifier> [Glasgow] Pending. The Travis CI build is in progress - https://travis-ci.org/whitequark/Glasgow/builds/456742712?utm_source=github_status&utm_medium=notification
<_whitenotifier> [Glasgow] Error. The Travis CI build could not complete due to an error - https://travis-ci.org/whitequark/Glasgow/builds/456742712?utm_source=github_status&utm_medium=notification
<travis-ci> whitequark/Glasgow#145 (master - a2df0aa : whitequark): The build has errored.
feuerrot has quit [Ping timeout: 264 seconds]
feuerrot has joined ##openfpga
<mithro> Does smunaut hang out in here at all?
<tnt> mithro: It's me :)
<mithro> tnt: you seem to be doing a lot of PLL stuff in nextpnr?
<tnt> mithro: Yeah. Working on that now :p Trying to clean stuff up and adding global out support for HFOSC/LFOSC which is the latest piece missing AFAICT.
<mithro> tnt: want to add support for calculating timing constraints on the output of PLLs based in the input timing constraints and settings? :-P
<tnt> Oh wow, I haven't even looked at how all the timing stuff works ...
<_whitenotifier> [whitequark/Glasgow] whitequark pushed 3 commits to master [+2/-0/±5] https://git.io/fpc7f
<_whitenotifier> [whitequark/Glasgow] whitequark 72b3b6d - Travis: disable IRC notifications.
<_whitenotifier> [whitequark/Glasgow] whitequark 1215749 - applet.jtag.arc: allow halting CPU core.
<_whitenotifier> [whitequark/Glasgow] whitequark 425779f - applet.jtag.mec1618: new applet.
<_whitenotifier> [Glasgow] Error. The Travis CI build could not complete due to an error - https://travis-ci.org/whitequark/Glasgow/builds/456753166?utm_source=github_status&utm_medium=notification
<tnt> mithro: is the internal API explained somewhere ?
<tnt> The 'intra clock' ones shouldn't be all that hard ... but deriving all the cross-clock constraints, that'd be more tricky.
<mithro> tnt: guess the oscillators should also output clock constraints
<tnt> right.
<mithro> Doesn't seem to be any way to specify CDC stuff yet
<tnt> mithro: I guess you need to manually create all the TimingConstraint objects with all the src/dst.
<tnt> But one thing that's missing is skew analysis AFAIK.