m_t has quit [Quit: Leaving]
DocScrutinizer05 has quit [Disconnected by services]
DocScrutinizer05 has joined ##openfpga
digshadow has joined ##openfpga
DocScrutinizer05 has quit [Disconnected by services]
DocScrutinizer05 has joined ##openfpga
ZipCPU|Laptop has joined ##openfpga
enriq has joined ##openfpga
digshadow has quit [Quit: Leaving.]
digshadow has joined ##openfpga
ZipCPU|Laptop has quit [Ping timeout: 248 seconds]
digshadow has quit [Ping timeout: 264 seconds]
ZipCPU|Laptop has joined ##openfpga
ZipCPU|Laptop has quit [Ping timeout: 248 seconds]
digshadow has joined ##openfpga
GenTooMan has quit [Quit: Leaving]
ZipCPU|Laptop has joined ##openfpga
pie_ has joined ##openfpga
Bike has quit [Quit: Lost terminal]
enriq has quit [Quit: My MacBook has gone to sleep. ZZZzzz…]
enriq_ has joined ##openfpga
enriq_ has quit [Client Quit]
enriq_ has joined ##openfpga
enriq_ has quit [Ping timeout: 248 seconds]
gnufan has joined ##openfpga
enriq_ has joined ##openfpga
pie___ has joined ##openfpga
pie_ has quit [Read error: Connection reset by peer]
xdeller has quit [Remote host closed the connection]
xdeller has joined ##openfpga
lexano has quit [Ping timeout: 255 seconds]
pie___ has quit [Ping timeout: 258 seconds]
<rqou> er, azonenberg did you just get back from a sar call?
<rqou> or is twitter's Algorithm(TM) just now showing me this?
<azonenberg> rqou: I was out yesterday on that search, it's still an open case so i cant give details
<azonenberg> other than that we did not locate the subject, but that's obvious given that they're still looking :p
<azonenberg> We were relieved by other units who resumed the search today
<rqou> ah i see
<rqou> oh btw azonenberg i forgot
<rqou> what's the current crisis on your end? just Q4 stuff?
<rqou> (on my end it's midterms, which i just finished the first round of)
digshadow has quit [Quit: Leaving.]
eduardo__ has joined ##openfpga
eduardo_ has quit [Ping timeout: 240 seconds]
lexano has joined ##openfpga
m_t has joined ##openfpga
teepee has quit [Ping timeout: 240 seconds]
teepee has joined ##openfpga
rqou has quit [Ping timeout: 246 seconds]
rqou has joined ##openfpga
nrossi has joined ##openfpga
enriq_ has quit [Quit: My MacBook has gone to sleep. ZZZzzz…]
digshadow has joined ##openfpga
digshadow has quit [Quit: Leaving.]
enriq has joined ##openfpga
enriq has quit [Quit: My MacBook has gone to sleep. ZZZzzz…]
enriq has joined ##openfpga
pie_ has joined ##openfpga
enriq has quit [Quit: My MacBook has gone to sleep. ZZZzzz…]
<qu1j0t3> New design contest challenges designers to create
<qu1j0t3> configurable mixed-signal #ICs https://t.co/Yga0EXbZCA
<qu1j0t3> 'Efabless has introduced a series of design challenges, called the Go Configure Design Challenge Series, in which participants are asked to design a mixed signal IC in a limited timeframe using Silego GreenPAK configurable chip technology.'
digshadow has joined ##openfpga
digshadow has left ##openfpga [##openfpga]
<azonenberg> qu1j0t3: unfortunately they specify the chip to use
<azonenberg> i've been following the challenge and so far none are supported by our toolchain
<azonenberg> they also want you to submit a greenpak designer file with all of the elements labeled etc
<azonenberg> so basically you'd have to postprocess the synthesized netlist and name all the elements
<shapr> :-(
digshadow has joined ##openfpga
<azonenberg> So the deck is kinda stacked against users of our toolchain
<azonenberg> What i think i'm going to do is wait until a challenge comes out using the 46620
<azonenberg> solve it both by hand and with HDL
<azonenberg> and show the difference
* qu1j0t3 nods
kristianpaul has quit [Quit: Lost terminal]
enriq has joined ##openfpga
kristianpaul has joined ##openfpga
scrts has quit [Ping timeout: 240 seconds]
scrts has joined ##openfpga
<rqou> azonenberg: i forgot, did you ever finish investigating the deliberately shorted xc2c32a?
<azonenberg> I FIB'd it and was unable to find an obvious defect
<rqou> another thing i just realized: i looked at a die of an xc95288xl and I can't find obvious flash?
<azonenberg> AFAIk there is not a discrete array on xc9500xl
<azonenberg> they don't do copy-to-ram like coolruner
<azonenberg> they actually have floating gate fets in the logic array
<rqou> ah ok
<rqou> also, I haven't yet counted macrocells to verify it is indeed a 288, but this chip was at least an actual xilinx part
<azonenberg> Does it look bigger than the 144? :p
<azonenberg> And is the die ID X8430?
<rqou> yes, it did look larger
<rqou> ID is not X8430
<rqou> it was X7800, copyright 2001
<azonenberg> Hmmm
nmz787 has joined ##openfpga
nrossi has quit [Quit: Connection closed for inactivity]
Hootch has joined ##openfpga
Hootch has quit [Client Quit]
enriq has quit [Quit: My MacBook has gone to sleep. ZZZzzz…]
enriq has joined ##openfpga
Bike has joined ##openfpga
scrts has quit [Ping timeout: 255 seconds]
scrts has joined ##openfpga
<digshadow> azonenberg: what is stacked against you?
enriq has quit [Quit: My MacBook has gone to sleep. ZZZzzz…]
<azonenberg> digshadow: There's a competition for greenpak designs
<azonenberg> that mandates use of their toolchain
<azonenberg> With human-readable schematic and net names etc
<azonenberg> so basically HDL is DQ'd
<digshadow> aww :(
<azonenberg> i was all excited when i saw efabless was backing it
<azonenberg> thinking that they'd be using it as a way to push HDL
<azonenberg> the idea being, if 8 of the top 10 designs are HDL based people will realize it's the way to go
<azonenberg> but instead the deliverables basically have to be hand done in schematic
<digshadow> IIRC someone had some contention with efabless before, they didn't like their use of source control or something
<digshadow> didn't think it was open enough
<rqou> they were using "sign in with linkedin" almost exclusively
<awygle> efabless is kind of strange, I don't really understand what they're doing
<cr1901_modern> ^this
<cr1901_modern> I've heard about them many times in the past 2 weeks tho (thanks frequency illusion)
<awygle> It basically sounds like a shuttle service?
<awygle> But the rhetoric is much loftier
<rqou> yeah that's what it seems like
<digshadow> rqou: ah yeah, that was it
<rqou> they also have some ip cores i guess?
<rqou> pretty mundane stuff like io pads, bandgap, etc.
<cr1901_modern> bandgap?
<digshadow> rqou: voltage ref?
<awygle> Are they the ones that wanted to offer me the exclusive chance to write free designs for them to sell at a profit?
<rqou> yeah, a bandgap voltage reference to be more precise
<awygle> IIRC somebody important was hyping them on Twitter, Clifford maybe? So I hope they have bad marketing and a good idea rather than good marketing and a bad idea
<rqou> yeah
<rqou> it was clifford
<digshadow> rqou: do you know why clifford was backing them
<rqou> i don't know
GenTooMan has joined ##openfpga
gnufan has quit [Quit: Leaving.]
m_t has quit [Quit: Leaving]
digshadow has quit [Quit: Leaving.]
digshadow has joined ##openfpga
teepee has quit [Ping timeout: 258 seconds]
teepee has joined ##openfpga
digshadow has quit [Ping timeout: 258 seconds]
uelen has quit [Ping timeout: 240 seconds]
uelen has joined ##openfpga