m_w has quit [Quit: Leaving]
digshadow has quit [Ping timeout: 248 seconds]
tecepe_ has joined ##openfpga
tecepe has quit [Ping timeout: 264 seconds]
<cyrozap> balrog, pointfree: If they're friendly to it, maybe we could ask them to have their legal dept. give us explicit permission to RE stuff and (possibly) provide us with more detailed documentation on routing and timing. Docs should only be accepted if they're NDA-free, though I wouldn't be entirely opposed to a "gentlemen's agreement" like the one azonenberg has with Silego for their programming docs.
doomlord has quit [Quit: My MacBook Pro has gone to sleep. ZZZzzz…]
bugzc has joined ##openfpga
digshadow has joined ##openfpga
digshadow has quit [Ping timeout: 244 seconds]
pointfree has quit [Ping timeout: 248 seconds]
digshadow has joined ##openfpga
pointfree has joined ##openfpga
tecepe_ has quit [Remote host closed the connection]
DocScrutinizer05 has quit [Disconnected by services]
DocScrutinizer05 has joined ##openfpga
amclain has quit [Quit: Leaving]
carl0s has joined ##openfpga
carl0s has quit [Quit: Leaving]
digshadow has quit [Ping timeout: 265 seconds]
digshadow has joined ##openfpga
clifford has quit [Ping timeout: 248 seconds]
digshadow1 has joined ##openfpga
digshadow has quit [Ping timeout: 272 seconds]
clifford has joined ##openfpga
doomlord has joined ##openfpga
scrts has quit [Ping timeout: 264 seconds]
doomlord has quit [Quit: My MacBook Pro has gone to sleep. ZZZzzz…]
scrts has joined ##openfpga
doomlord has joined ##openfpga
doomlord has quit [Quit: My MacBook Pro has gone to sleep. ZZZzzz…]
doomlord has joined ##openfpga
Bike has quit [Quit: unclean]
bugzc has quit [Ping timeout: 252 seconds]
doomlord has quit [Quit: My MacBook Pro has gone to sleep. ZZZzzz…]
doomlord has joined ##openfpga
doomlord has quit [Quit: My MacBook Pro has gone to sleep. ZZZzzz…]
Bike has joined ##openfpga
doomlord has joined ##openfpga
amclain has joined ##openfpga
digshadow has joined ##openfpga
digshadow1 has quit [Ping timeout: 265 seconds]
digshadow has quit [Ping timeout: 244 seconds]
m_w has joined ##openfpga
Marex has quit [Ping timeout: 276 seconds]
m_w has quit [Quit: leaving]
m_w has joined ##openfpga
digshadow has joined ##openfpga
Marex has joined ##openfpga
m_w has quit [Quit: Leaving]
tecepe has joined ##openfpga
<pointfree> I made a new SVG image of the UDB banks and routing to replace the ascii diagram. There's an interesting pattern as to what is considered an Upper and Lower UDB.
Marex has quit [Ping timeout: 252 seconds]
Marex has joined ##openfpga
digshadow has quit [Quit: Leaving.]
tecepe has quit [Remote host closed the connection]
azonenberg_prnts has joined ##openfpga
<azonenberg_prnts> o/ folks
<azonenberg_prnts> Still traveling so not much coding getting done for a while
<azonenberg_prnts> Anybody up to anything cool?
<nats`> working with an old 500fps cmos sensor not sure it's cool but it's fun :)
<nats`> how are you azonenberg_prnts ? :)
<azonenberg_prnts> Been a long week
<azonenberg_prnts> Flew SEA -> ALB via DTW weds
<nats`> cool how was the wedding? :)
<azonenberg_prnts> Ask me in a few days? :p
<nats`> you got lot of cake ? :)
<nats`> ahhh it's in few days
<azonenberg_prnts> Thurs was catching up with some friends from school
<nats`> not much stress ? :)
<azonenberg_prnts> then giving a talk about $WORK to prospective hires
<azonenberg_prnts> Fri/sat I was a booth babe
<azonenberg_prnts> after work sat, we had to dig through a mountain of resumes
<azonenberg_prnts> Sunday was spent interviewing
<nats`> on sunday ? oO
<azonenberg_prnts> yeah i worked a full shift both days this weekend
<azonenberg_prnts> Going to a career fair will do that to you
<azonenberg_prnts> Monday I took the Amtrak from ALB -> Penn Station in NY, then NJ Transit from Penn to Newark NJ
<azonenberg_prnts> Plan was to take another train from there to further in NJ to visit my parents
<azonenberg_prnts> Turns out, there's two trains leaving Newark station in the same direction at the same time on the same day, both bound for Dover NJ
<azonenberg_prnts> One takes a northerly loop and one goes to the south
<azonenberg_prnts> Got on the wrong one :p
<azonenberg_prnts> Looked at the map, found a stop that was kinda-sorta near my parents, then arranged to get picked up there instead of the station 5 mins from home lol
<nats`> :D it"s fun trip in france are shorter
<azonenberg_prnts> Lol
<azonenberg_prnts> Then we drove straight to some relatives near that stop for dinner, got home
<azonenberg_prnts> Today i was all over the place running errands, picking out a new laptop for my brother, fixing a weird DNS issue on their LAN, dusting out an ancient pentium 4 based desktop full of spider webs...
<azonenberg_prnts> And tomorrow i spend half the day on trains going to the middle of NY :p
* azonenberg_prnts thought vacations were supposed to be relaxing
<nats`> that's a lie :)
<azonenberg_prnts> lol
<azonenberg_prnts> and of course i havent seen $WIFE since thursday
<azonenberg_prnts> Because she's off with HER family doing wedding prep
<azonenberg_prnts> At least tomorrow i get to be horribly busy with her, lol
<azonenberg_prnts> (After spending half the day on a train)
<nats`> :D
<azonenberg_prnts> Actually got a few hours of coding on my build system done before the train arrived yesterday
<azonenberg_prnts> So not a COMPLETE waste of time
<nats`> I love coding in the train
<nats`> I do that everyday while I'm going to work
<azonenberg_prnts> yeah i got a lot done in the station and on the amtrak
<azonenberg_prnts> the nj transit was less b/c i had never been on that route before
<azonenberg_prnts> so i had to pay attention to the stops
<azonenberg_prnts> Still got on the wrong train :p
<azonenberg_prnts> i've been on the amtrak many times and NYC is the end of the line
<nats`> :D
<azonenberg_prnts> so hard to screw up
<azonenberg_prnts> plus the last ~mile before penn station is a giant tunnel with no cell service and little or no light
<azonenberg_prnts> So, if you are traveling during daylight at least
doomlord has quit [Quit: My MacBook Pro has gone to sleep. ZZZzzz…]
<azonenberg_prnts> its hard to miss
<nats`> sometime I missed the stations going to work because I felt asleep :D
<azonenberg_prnts> Lol
<azonenberg_prnts> I dont have that problem on my commute now
<azonenberg_prnts> I have to stay awake on the bike or i crash
<azonenberg_prnts> And the ferry is a point to point trip
<azonenberg_prnts> no other stops
doomlord has joined ##openfpga
<azonenberg_prnts> Aaanyway, right now the plan is to head over to long island tomorrow/thurs, upstate NY fri-sat-sun with the wedding on sat
<azonenberg_prnts> mon-tues are TBD
<azonenberg_prnts> weds we fly JFK -> SEA
<azonenberg_prnts> So with any luck i can do some work on the DAC stuff over that weekend
<azonenberg_prnts> ... except not saturday as i think i have an earthquake drill then :p
<nats`> have a fun week ahead :)
<nats`> on my side I have to go to bed
<nats`> early wake up tomorrow ;\
<nats`> good night :)
* azonenberg_prnts double checks schedule
<azonenberg_prnts> yeah, the 15th is an earthquake drill at a training facility 25mi from home
<azonenberg_prnts> So i'm going all out crazy on my workout
<azonenberg_prnts> 25 mi bike ride carrying all of the gear
<azonenberg_prnts> then the drill, then ride home :p
<nats`> why do yo ugo there ?
<azonenberg_prnts> It's the annual requalification of a volunteer group i'm in
<azonenberg_prnts> Held at the county emergency training facility
<azonenberg_prnts> i just happen to live about as far from that city as I can without being in the next county, lol
<azonenberg_prnts> So every time i go there on the bike I ride a half-century :p
<nats`> oky :) so have fun and good night :)
<azonenberg_prnts> Enjoy
<azonenberg_prnts> pointfree, cyrozap: How goes the psoc'ing?
<pointfree> azonenberg_prnts, cyrozap: There's an interesting pattern with what is called an upper or lower UDB in a pair. I made a new image replacing the ascii diagram: https://github.com/azonenberg/openfpga/wiki/Digital-System-Routing
* azonenberg_prnts downloads
<azonenberg_prnts> on slooow DSL
<pointfree> I believe there is no routing between UDB banks within the UDB array, I think one has go through the DSI. I have not tested this though, just be advised the diagram may not be entirely correct.
<azonenberg_prnts> Hmm, interesting
<pointfree> I know that because of what the PLD PI tiles will take by way of their relationship with the HC bits. It may also explain mysteries about why some things are the way they are with the HC routing (HC tiles are abutting the PI tiles, fyi) HC bits connect horizontal lines to vertical interface lines and then PI tiles.
bugzc has joined ##openfpga