Topic for #homecmos is now Homebrew CMOS and MEMS foundry design | http://code.google.com/p/homecmos/ | Logs: http://en.qi-hardware.com/homecmos-logs/
qi-bot has joined #homecmos
kristianpaul has quit [Quit: Reconnecting]
kristianpaul has joined #homecmos
kristianpaul has quit [Client Quit]
kristianpaul has joined #homecmos
kristianpaul has quit [Client Quit]
kristianpaul has joined #homecmos
kristianpaul has quit [Changing host]
kristianpaul has joined #homecmos
R0b0t1 has joined #homecmos
R0b0t1 has quit [Changing host]
R0b0t1 has joined #homecmos
<hideo> azonenberg: any hope for a cheme who last touched matlab or anything remotely close to programming to learn vhdl and fpga?
<azonenberg> hideo: fpga stuff is more related to digital logic than it is programming (though it really straddles the line)
<azonenberg> its a different way of thinking than conventional programming
<hideo> ok so it's good that i don't have much exposure to conventional programming?
<azonenberg> so its hard to say how much programming experience helps
<hideo> i really have no ee background at all
<azonenberg> Are you familiar with basic digital logic?
<azonenberg> forget the analog stuff
<hideo> like truth table?
<azonenberg> boolean functions etc, the idea of clocked/synchronous vs asynchronous logic, etc
<azonenberg> an FPGA is basically a big 2D grid of small RAM blocks, each one holding a truth table
<hideo> i don't know the latter of what you said, sync vs. async logic
<azonenberg> the size depends on the chip, for example spartan-3a is 4 inputs to one output
<azonenberg> and spartan-6 is either 6 to 1, or 5 to 2
<azonenberg> (configurable on a per-block basis for whatever works best)
<azonenberg> Asynchronous logic is basically raw gates
<azonenberg> when the input changes, there's a short delay and then the output changes
<hideo> what does raw gates mean?
<azonenberg> as in, no flipflops, latches, or any kind of memory
<hideo> oh ok
<azonenberg> the output depends only on the input
<azonenberg> at least in a simple combinational circuit
<azonenberg> its possible to make asynchornous circuits that have behavior similar to memory
<azonenberg> but in an FPGA you normally wont be doing that
<azonenberg> So in general your design can be broken up into a bunch of logic, then a flipflop
<hideo> maybe this is where i can applied my long ago learned process control class
<hideo> s/applied/apply
<azonenberg> You should probably move this discussion to ##electronics
<azonenberg> i'm kind of busy and dont have time to talk too much now
<hideo> ah it's ok
<hideo> i feel dumb in there
<azonenberg> lol. and you dont feel dumb here?
<azonenberg> most of the stuff going on here is more advanced :P
<hideo> well, litho is kinda what i do for a living
<azonenberg> oh, i see
<azonenberg> you work in litho process development?
<hideo> i have virtually no idea what they talk about most of the time in ##electronics
<azonenberg> or as a technician?
<hideo> i'm a process engineer
<azonenberg> ok, i see
<azonenberg> where at?
<hideo> see pm
R0b0t1 has quit [Ping timeout: 248 seconds]
hideo has quit [Ping timeout: 265 seconds]
hideo has joined #homecmos
Guest44728 has quit [Quit: No Ping reply in 180 seconds.]
Charlie has joined #homecmos
Charlie is now known as Guest40735
azonenberg has quit [Ping timeout: 245 seconds]
azonenberg has joined #homecmos
azonenberg has quit [Read error: Connection timed out]
azonenberg has joined #homecmos
R0b0t1 has joined #homecmos
R0b0t1 has quit [Client Quit]
R0b0t1 has joined #homecmos