<hartytp>
sb0: the SYSREF timer clocks the FSM that's user for synchronisation
<hartytp>
so, without it you can't synchronise the output dividers
<hartytp>
it's in the manual, but not clear until you know what you're looking for (took me a while to figure it out)
<hartytp>
SYSREF time is also a bad name for it IMHO
<hartytp>
anyway, yes, if you can find equivalent chips with good enough analog performance from a different manufacturer with less crappy digital interfaces, let's try to use them
hartytp has quit [Ping timeout: 252 seconds]
xunplini22 has joined #m-labs
xunplini22 has quit [Remote host closed the connection]
rohitksingh has quit [Quit: Leaving.]
siruf has quit [Ping timeout: 268 seconds]
siruf has joined #m-labs
siruf has quit [Ping timeout: 244 seconds]
siruf has joined #m-labs
siruf has quit [Ping timeout: 268 seconds]
<GitHub-m-labs>
[artiq] marmeladapk commented on issue #1129: @hartytp @sbourdeauducq Nah, I misread @sbourdeauducq's comment. I've got 300 MHz coming out of one DAC (to AFE) no matter which frequency I set. https://github.com/m-labs/artiq/issues/1129#issuecomment-412266539
<GitHub-m-labs>
[artiq] marmeladapk commented on issue #1129: @hartytp @sbourdeauducq No, I misread @sbourdeauducq's comment (don't post when sleepy ;) ). I've got 300 MHz coming out of one DAC (to AFE) no matter which frequency I set. https://github.com/m-labs/artiq/issues/1129#issuecomment-412266539
<GitHub-m-labs>
[artiq] hartytp commented on issue #1129: > @hartytp @sbourdeauducq Nah, I misread @sbourdeauducq's comment. I've got 300 MHz coming out of one DAC (to AFE) no matter which frequency I set.... https://github.com/m-labs/artiq/issues/1129#issuecomment-412266668
sjohnson21 has joined #m-labs
sjohnson21 has quit [Killed (Sigyn (Spam is off topic on freenode.))]
<GitHub-m-labs>
[artiq] hartytp commented on issue #675: Is this funded at the moment? If so, I'd be interested to hear from those who funded it as to what level of moninj support they anticipate, and how much of a priority this is for them. https://github.com/m-labs/artiq/issues/675#issuecomment-412295852
<whitequark>
bb-m-labs: force build --branch=rust-1.28 artiq
<bb-m-labs>
build forced [ETA 42m35s]
<bb-m-labs>
I'll give a shout when the build finishes
<GitHub-m-labs>
[artiq] jordens commented on issue #675: Yes, I misremembered. But still, from a cursory look I had the impression that moninj was a siginificant resource consumer in the current implementation. I don't know yet whether SAWG moninj for 8x10 channels will work without changes to moninj. https://github.com/m-labs/artiq/issues/675#issuecomment-412299126