sb0 changed the topic of #m-labs to: ARTIQ, Migen, MiSoC, Mixxeo & other M-Labs projects :: fka #milkymist :: Logs http://irclog.whitequark.org/m-labs
<GitHub184> [artiq] jonaskeller opened issue #838: Core device reset breaks communication with GUI TTL monitor https://github.com/m-labs/artiq/issues/838
<GitHub159> [artiq] sbourdeauducq commented on issue #838: By "reset", you mean rebooting the FPGA board, not ``self.core.reset()``? https://github.com/m-labs/artiq/issues/838#issuecomment-334903407
<GitHub129> [artiq] sbourdeauducq commented on issue #838: Can you file another issue about the second problem, if possible with more details about how to reproduce it? https://github.com/m-labs/artiq/issues/838#issuecomment-334903495
<GitHub47> [artiq] jonaskeller commented on issue #838: Yes, "reset" refers to rebooting the FPGA board.... https://github.com/m-labs/artiq/issues/838#issuecomment-334904562
<sb0> rjo, good
_whitelogger has joined #m-labs
sb0 has quit [Quit: Leaving]
<GitHub22> [smoltcp] whitequark commented on issue #52: Basically. What you need is...... https://git.io/vdug6
<GitHub111> [smoltcp] whitequark commented on issue #52: The main issue here is that `managed::ManagedMap` doesn't exist. It should be a generalized version of `SliceArpCache`, using a slice on heap-free platforms and a BTreeMap otherwise. https://git.io/vdugi
_whitelogger has joined #m-labs
rohitksingh has joined #m-labs
rohitksingh has joined #m-labs
rohitksingh1 has joined #m-labs
cr1901 has joined #m-labs