azonenberg changed the topic of #homecmos to: Homebrew CMOS and MEMS foundry design | Wiki: http://homecmos.drawersteak.com/wiki/Main_Page | Repository: http://code.google.com/p/homecmos/ | Logs: http://en.qi-hardware.com/homecmos-logs/
superkuh has quit [Quit: It is time to play DayZ.]
superkuh has joined #homecmos
soul-d has joined #homecmos
Charlie has quit [Ping timeout: 268 seconds]
Charlie has joined #homecmos
chris_99 has joined #homecmos
<berndj> http://vlsitechnology.org/html/cells/vgalib013/iv1.html those gates on the far right of each of those cells don't seem to be connected to anything; what's up with that?
* azonenberg looks
<azonenberg> Which cells?
<azonenberg> oh, hmm
<azonenberg> No
<azonenberg> They're connected to the power rails
<azonenberg> for cell-to-cell isolation, forcing the transistors off
larsc has quit [Ping timeout: 248 seconds]
Sync_ has quit [Ping timeout: 248 seconds]
larsc has joined #homecmos
Sync_ has joined #homecmos
<berndj> azonenberg, you reckon those cells are intended to abutt so the diffusion regions coalesce?
<azonenberg> Yes
<azonenberg> And if so, that's the inter-cell isolation
<azonenberg> Rather than STI they're doing always-off transistors
<berndj> i can see the rail connections to poly in the zoomed in view now - http://vlsitechnology.org/alliance/gif/vgalib013/iv1v0x2.gif
<berndj> STI?
<azonenberg> Why they have those big flags hanging off the side is unclear to me
<azonenberg> over the wells, i mean
<azonenberg> That is also a rather unusual isolation design
<berndj> yeah, if the diffusion regions would connect, then those poly flags would connect too?
<azonenberg> Hmm
<azonenberg> good point, i wonder whats up with that
<berndj> my first though was that the author was being lazy and made all the diffusion regions the same, and then just changed the routing to get different drive strengths
<azonenberg> In any case the SecurID has space between diffusions
<azonenberg> which is the more conventional cell structure i see
<azonenberg> it's a beautiful 1um 2-metal standard cell chip
<berndj> in http://vlsitechnology.org/alliance/gif/vgalib013/iv1v0x4.gif you can actually see how everything's the same except metal and contact, and the left gates connect to the right gates through a link under the Vdd rail
<azonenberg> Interesting
berndj has quit [Quit: Leaving]
berndj has joined #homecmos
louiz920 has joined #homecmos
Charlie has quit [Ping timeout: 256 seconds]
<berndj> is there any reason to treat intra-cell elements as anything other than lumped? if a cell is only a few microns wide, would you have to care about transmission line effects only at ridiculously high frequencies?
<berndj> practically infrared in fact?
azonenberg has quit [Ping timeout: 245 seconds]
azonenberg has joined #homecmos
Charlie has joined #homecmos
<Sync_> meh.
<Sync_> I guess that counts as a failure
<Sync_> back to the drawing board it is I guess. I probably need linear ball bearings