<DocScrutinizer05>
I prefer drawing schematics to writing code for generating netlists
<whitequark>
writing code would save you so much repeated work
<whitequark>
you can support typical design for an entire family of parts with the same code
<whitequark>
no more forgetting to update something, no more diffs of XML garbage, etc
<DocScrutinizer05>
hmm?
<DocScrutinizer05>
I hardly ever do repeated work
<DocScrutinizer05>
there's a thing called c&p, in e.g. eagle-7 there are even modules that can be as complex as you want and nested arbitrarily deep, and you use them like a chip or any other component in any level of the module hierarchy
<DocScrutinizer05>
and I think odds are I forget something in a verilog "net plan" while in a schematics it's pretty obvious when some wire is missing
sandeepkr has joined #qi-hardware
<DocScrutinizer05>
prolly a matter of personal preferences
sandeepkr has quit [Ping timeout: 246 seconds]
sandeepkr has joined #qi-hardware
wildlander has quit [Quit: Saliendo]
Nik05 has quit [Read error: Connection reset by peer]
Nik05 has joined #qi-hardware
nicksydney has quit [Remote host closed the connection]
jwhitmore has joined #qi-hardware
xiangfu has joined #qi-hardware
pcercuei has joined #qi-hardware
<larsc>
not bad
FDCX has quit [Read error: Connection reset by peer]
FDCX has joined #qi-hardware
pcercuei has quit [Quit: brb]
pcercuei has joined #qi-hardware
FDCX has quit [Read error: Connection reset by peer]
jwhitmore has quit [Ping timeout: 240 seconds]
FDCX has joined #qi-hardware
jwhitmore has joined #qi-hardware
wildlander has joined #qi-hardware
jwhitmore has quit [Ping timeout: 240 seconds]
dandon has quit [Ping timeout: 272 seconds]
dandon has joined #qi-hardware
FDCX has quit [Ping timeout: 240 seconds]
xiangfu has quit [Remote host closed the connection]
FDCX has joined #qi-hardware
jwhitmore has joined #qi-hardware
jwhitmore has quit [Ping timeout: 250 seconds]
jwhitmore has joined #qi-hardware
<kristianpaul>
not bad indeed
jwhitmore has quit [Ping timeout: 240 seconds]
mth has joined #qi-hardware
jwhitmore has joined #qi-hardware
FDCX has quit [Ping timeout: 240 seconds]
FDCX has joined #qi-hardware
jwhitmore has quit [Ping timeout: 240 seconds]
jwhitmore has joined #qi-hardware
sandeepkr has quit [Ping timeout: 246 seconds]
qwebirc15330 has joined #qi-hardware
<qwebirc15330>
Hello
<qwebirc15330>
My god ram is a complicated world
<qwebirc15330>
I just figured out that most of ram I bought in the past are 100% crap, overclocked above specs by manufacturer
<qwebirc15330>
Both from G-Skill and Kingston
<qwebirc15330>
I didn't even knew this was a thing
qwebirc15330 has quit [Quit: Page closed]
jwhitmore has quit [Ping timeout: 264 seconds]
jwhitmore has joined #qi-hardware
jwhitmore has quit [Ping timeout: 246 seconds]
jwhitmore has joined #qi-hardware
pcercuei has quit [Ping timeout: 240 seconds]
wildlander has quit [Quit: Saliendo]
<wpwrak>
i guess the ability of combining graphical and textual circuit descriptions would be nice. there are many things where a drawing is much clearer than any "program" would be. but then there are also cases where doing things graphically is just unnecessary torture.