<_whitenotifier-3>
[m-labs/nmigen] smunaut 7792a6c - vendor.lattice_{ice40,ecp5}: Support .il (RTLIL) files in extra_files
<_whitenotifier-3>
[m-labs/nmigen] anuejn ec3a219 - build.dsl: allow strings to be used as connector numbers.
<_whitenotifier-3>
[m-labs/nmigen] ... and 13 more commits.
<_whitenotifier-3>
[nmigen] sbourdeauducq closed issue #312: Assignment to a Record with zero-width fields generates invalid Verilog - https://git.io/Jvtxf
<_whitenotifier-3>
[nmigen] sbourdeauducq closed issue #284: if m.If(...): is silently dropped - https://git.io/JeFm9
<_whitenotifier-3>
[nmigen] sbourdeauducq closed issue #311: Support for non integer connector / ressource 'numbers' - https://git.io/Jvt8Y
<_whitenotifier-3>
[nmigen] sbourdeauducq closed issue #286: Misleading error when trying to use self.comb when inheriting from Module - https://git.io/JebP0
<_whitenotifier-3>
[nmigen] sbourdeauducq closed issue #303: Usability? Can we warn if a Statement is never assigned to a domain? - https://git.io/JvfF3
<_whitenotifier-3>
[nmigen] sbourdeauducq commented on pull request #313: build.dsl: allow strings to be used as connector numbers - https://git.io/Jvsky
<_whitenotifier-3>
[nmigen] sbourdeauducq closed pull request #313: build.dsl: allow strings to be used as connector numbers - https://git.io/JvqA2
<_whitenotifier-3>
[nmigen] sbourdeauducq commented on issue #312: Assignment to a Record with zero-width fields generates invalid Verilog - https://git.io/JvskF
<_whitenotifier-3>
[nmigen] sbourdeauducq commented on issue #286: Misleading error when trying to use self.comb when inheriting from Module - https://git.io/Jvskx